



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

| Details | |
|----------------------------|--|
| Product Status | Active |
| Core Processor | dsPIC |
| Core Size | 16-Bit |
| Speed | 70 MIPs |
| Connectivity | CANbus, I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT |
| Number of I/O | 21 |
| Program Memory Size | 32KB (11K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V |
| Data Converters | A/D 11x10/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | 28-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/dspic33ev32gm102t-i-so |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.3.4 SOFTWARE STACK

The W15 register serves as a dedicated Software Stack Pointer (SSP) and is automatically modified by exception processing, subroutine calls and returns; however, W15 can be referenced by any instruction in the same manner as all other W registers. This simplifies reading, writing and manipulating the SSP (for example, creating stack frames).

| Note: | To protect against misaligned stack |
|-------|---|
| | accesses, W15<0> is fixed to '0' by the |
| | hardware. |

W15 is initialized to 0x1000 during all Resets. This address ensures that the SSP points to valid RAM in all dsPIC33EVXXXGM00X/10X family devices and permits stack availability for non-maskable trap exceptions. These can occur before the SSP is initialized by the user software. You can reprogram the SSP during initialization to any location within the Data Space.


The SSP always points to the first available free word and fills the software stack, working from lower toward higher addresses. Figure 4-14 illustrates how it predecrements for a stack pop (read) and post-increments for a stack push (writes).

When the PC is pushed onto the stack, PC<15:0> are pushed onto the first available stack word, then PC<22:16> are pushed into the second available stack location. For a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, as shown in Figure 4-14. During exception processing, the MSB of the PC is concatenated with the lower 8 bits of the CPU STATUS Register (SR). This allows the contents of SRL to be preserved automatically during interrupt processing.

- Note 1: To maintain system SSP (W15) coherency, W15 is never subject to (EDS) paging, and is therefore, restricted to an address range of 0x0000 to 0xFFFF. The same applies to the W14 when used as a Stack Frame Pointer (SFA = 1).
 - 2: As the stack can be placed in, and can access X and Y spaces, care must be taken regarding its use, particularly with regard to local automatic variables in a 'C' development environment.

FIGURE 4-14:

CALL STACK FRAME



4.4 Instruction Addressing Modes

The addressing modes shown in Table 4-45 form the basis of the addressing modes optimized to support the specific features of the individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

4.4.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a Working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire Data Space.

4.4.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2

where, Operand 1 is always a Working register (that is, the addressing mode can only be Register Direct), which is referred to as Wb. Operand 2 can be a W register fetched from data memory or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-Bit or 10-Bit Literal
- Note: Not all instructions support all of the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

In addition, DMA transfers can be triggered by timers as well as external interrupts. Each DMA channel is unidirectional. Two DMA channels must be allocated to read and write to a peripheral. If more than one channel receives a request to transfer data, a simple fixed priority scheme, based on channel number, dictates which channel completes the transfer and which channel or channels are left pending. Each DMA channel moves a block of data, after which, it generates an interrupt to the CPU to indicate that the block is available for processing.

The DMA Controller provides these functional capabilities:

- Four DMA Channels
- Register Indirect with Post-Increment Addressing mode
- Register Indirect without Post-Increment Addressing mode

- Peripheral Indirect Addressing mode (peripheral generates destination address)
- CPU Interrupt after Half or Full Block Transfer Complete
- Byte or Word Transfers
- · Fixed Priority Channel Arbitration
- Manual (software) or Automatic (peripheral DMA requests) Transfer Initiation
- One-Shot or Auto-Repeat Block Transfer modes
- Ping-Pong mode (automatic switch between two SRAM start addresses after each block transfer complete)
- DMA Request for Each Channel can be Selected from any Supported Interrupt Source
- Debug Support Features

The peripherals that can utilize DMA are listed in Table 8-1.

| Peripheral to DMA Association | DMAxREQ Register IRQSEL<7:0> Bits | DMAxPAD Register (Values to Read from Peripheral) | DMAxPAD Register (Values to Write to Peripheral) | |
|----------------------------------|--------------------------------------|---|--|--|
| External Interrupt 0 (INT0) | 0000000 | _ | — | |
| Input Capture 1 (IC1) | 0000001 | 0x0144 (IC1BUF) | — | |
| Input Capture 2 (IC2) | 00000101 | 0x014C (IC2BUF) | — | |
| Input Capture 3 (IC3) | 00100101 | 0x0154 (IC3BUF) | — | |
| Input Capture 4 (IC4) | 00100110 | 0x015C (IC4BUF) | — | |
| Output Compare 1 (OC1) | 0000010 | _ | 0x0906 (OC1R) 0x0904 (OC1RS) | |
| Output Compare 2 (OC2) | 00000110 | _ | 0x0910 (OC2R) 0x090E (OC2RS) | |
| Output Compare 3 (OC3) | 00011001 | _ | 0x091A (OC3R) 0x0918 (OC3RS) | |
| Output Compare 4 (OC4) | 00011010 | _ | 0x0924 (OC4R) 0x0922 (OC4RS) | |
| Timer2 (TMR2) | 00000111 | _ | _ | |
| Timer3 (TMR3) | 00001000 | — | — | |
| Timer4 (TMR4) | 00011011 | — | _ | |
| Timer5 (TMR5) | 00011100 | — | — | |
| SPI1 Transfer Done | 00001010 | 0x0248 (SPI1BUF) | 0x0248 (SPI1BUF) | |
| SPI2 Transfer Done | 00100001 | 0x0268 (SPI2BUF) | 0x0268 (SPI2BUF) | |
| UART1 Receiver (UART1RX) | 00001011 | 0x0226 (U1RXREG) | — | |
| UART1 Transmitter (UART1TX) | 00001100 | — | 0x0224 (U1TXREG) | |
| UART2 Receiver (UART2RX) | 00011110 | 0x0236 (U2RXREG) | — | |
| UART2 Transmitter (UART2TX) | 00011111 | — | 0x0234 (U2TXREG) | |
| RX Data Ready (CAN1) | 00100010 | 0x0440 (C1RXD) | — | |
| TX Data Request (CAN1) | 01000110 | — | 0x0442 (C1TXD) | |
| ADC1 Convert Done (ADC1) | 00001101 | 0x0300 (ADC1BUF0) | _ | |

TABLE 8-1: DMA CHANNEL TO PERIPHERAL ASSOCIATIONS

| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | |
|--------------|---|--|-----------------|------------------------------------|-----------------------|-----------------------|-----------------------|--|--|--|--|
| ROON | | ROSSLP | ROSEL | RODIV3 ⁽¹⁾ | RODIV2 ⁽¹⁾ | RODIV1 ⁽¹⁾ | RODIV0 ⁽¹⁾ | | | | |
| bit 15 | | | | | | | bit 8 | | | | |
| | | | | | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | | |
| | | _ | — | — | — | — | — | | | | |
| bit 7 | | | | | | | bit | | | | |
| Legend: | | | | | | | | | | | |
| R = Readab | le bit | W = Writable | bit | U = Unimpler | mented bit, read | l as '0' | | | | | |
| -n = Value a | t POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | iown | | | | |
| | | | | | | | | | | | |
| bit 15 | | rence Oscillato | • | | | | | | | | |
| | | | | on the REFCL | -K pin ⁽²⁾ | | | | | | |
| | | e oscillator out | 1 | 1 | | | | | | | |
| bit 14 | - | ted: Read as ' | | | | | | | | | |
| bit 13 | | eference Oscilla | | • | | | | | | | |
| | | | | to run in Sleep d in Sleep mode | | | | | | | |
| bit 12 | | erence Oscillato | | • | | | | | | | |
| | 1 = Oscillator | crystal is used | as the refere | nce clock | | | | | | | |
| | - | lock is used as | | | | | | | | | |
| bit 11-8 | RODIV<3:0> | : Reference Os | cillator Divide | er bits ⁽¹⁾ | | | | | | | |
| | | 1111 = Reference clock divided by 32,768 | | | | | | | | | |
| | 1110 = Reference clock divided by 16,384 1101 = Reference clock divided by 8,192 | | | | | | | | | | |
| | | rence clock divi | - | | | | | | | | |
| | 1011 = Reference clock divided by 2,048 | | | | | | | | | | |
| | 1010 = Reference clock divided by 1,024 1001 = Reference clock divided by 512 | | | | | | | | | | |
| | | rence clock divi rence clock divi | | | | | | | | | |
| | | rence clock divi | | | | | | | | | |
| | 0110 = Reference clock divided by 64 | | | | | | | | | | |
| | | rence clock divi | • | | | | | | | | |
| | | rence clock divi rence clock divi | | | | | | | | | |
| | | rence clock divi | • | | | | | | | | |
| | 0001 = Refer | | | | | | | | | | |
| | | | | | | | | | | | |
| | 0000 = Refer | | | | | | | | | | |

REGISTER 9-5: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

- **Note 1:** The reference oscillator output must be disabled (ROON = 0) before writing to these bits.
 - 2: This pin is remappable. See Section 11.5 "Peripheral Pin Select (PPS)" for more information.

10.2.1 SLEEP MODE

The following events occur in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared before entering Sleep mode.
- Some device features or peripherals can continue to operate. This includes items such as the Input Change Notification (ICN) on the I/O ports or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device wakes up from Sleep mode on any of these events:

- Any interrupt source that is individually enabled
- · Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

For optimal power savings, the internal regulator and the Flash regulator can be configured to go into Standby mode when Sleep mode is entered by clearing the VREGS (RCON<8>) and VREGSF (RCON<11>) bits (default configuration).

If the application requires a faster wake-up time, and can accept higher current requirements, the VREGS (RCON<8>) and VREGSF (RCON<11>) bits can be set to keep the internal regulator and the Flash regulator active during Sleep mode.

10.2.2 IDLE MODE

The following events occur in Idle mode:

- The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device wakes from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- Any device Reset
- · A WDT time-out


On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction or the first instruction in the Interrupt Service Routine (ISR).

All peripherals also have the option to discontinue operation when Idle mode is entered to allow for increased power savings. This option is selectable in the control register of each peripheral; for example, the TSIDL bit in the Timer1 Control register (T1CON<13>).

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up either from Sleep mode or Idle mode. For example, Figure 11-2 shows the remappable pin selection for the U1RX input.

FIGURE 11-2: REMAPPABLE INPUT FOR U1RX



11.5.4.1 Virtual Connections

dsPIC33EVXXXGM00X/10X family devices support virtual (internal) connections to the output of the op amp/comparator module (see Figure 25-1 in Section 25.0 "Op Amp/Comparator Module").

These devices provide six virtual output pins (RPV0-RPV5) that correspond to the outputs of six peripheral pin output remapper blocks (RP176-RP181). The six virtual remapper outputs (RP176-RP181) are not connected to actual pins. The six virtual pins may be read by any of the input remappers as inputs, RP176-RP181. These virtual pins can be used to connect the internal peripherals, whose signals are of significant use to the other peripherals, but these output signals are not present on the device pin.

Virtual connections provide a simple way of interperipheral connection without utilizing a physical pin. For example, by setting the FLT1R<7:0> bits of the RPINR12 register to the value of 'b0000001', the output of the analog comparator, C1OUT, will be connected to the PWM Fault 1 input, which allows the analog comparator to trigger PWM Faults without the use of an actual physical pin on the device.

dsPIC33EVXXXGM00X/10X FAMILY

REGISTER 17-12: TRGCONX: PWMx TRIGGER CONTROL REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
|---------|---------|---------|---------|-----|-----|-----|-------|
| TRGDIV3 | TRGDIV2 | TRGDIV1 | TRGDIV0 | — | — | — | — |
| bit 15 | | | | | | | bit 8 |

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| — | — | TRGSTRT5 ⁽¹⁾ | TRGSTRT4 ⁽¹⁾ | TRGSTRT3 ⁽¹⁾ | TRGSTRT2 ⁽¹⁾ | TRGSTRT1 ⁽¹⁾ | TRGSTRT0 ⁽¹⁾ |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | | | |
|-------------------|------------------|------------------------|------------------------------------|--|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, | U = Unimplemented bit, read as '0' | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | |

bit 15-12 TRGDIV<3:0>: Trigger Output Divider bits

- 1111 = Triggers output for every 16th trigger event
- 1110 = Triggers output for every 15th trigger event
- 1101 = Triggers output for every 14th trigger event
- 1100 = Triggers output for every 13th trigger event
- 1011 = Triggers output for every 12th trigger event
- 1010 = Triggers output for every 11th trigger event
- 1001 = Triggers output for every 10th trigger event
- 1000 = Triggers output for every 9th trigger event
 - 0111 = Triggers output for every 8th trigger event
 - 0110 = Triggers output for every 7th trigger event
 - 0101 = Triggers output for every 6th trigger event
 - 0100 = Triggers output for every 5th trigger event 0011 = Triggers output for every 4th trigger event
 - 0010 = Triggers output for every 3rd trigger event
 - 0001 = Triggers output for every 2nd trigger event
- 0000 = Triggers output for every trigger event
- bit 11-6 **Unimplemented:** Read as '0'

bit 5-0 TRGSTRT<5:0>: Trigger Postscaler Start Enable Select bits⁽¹⁾

111111 = Waits 63 PWM cycles before generating the first trigger event after the module is enabled

- •
- •

000010 = Waits 2 PWM cycles before generating the first trigger event after the module is enabled 000001 = Waits 1 PWM cycle before generating the first trigger event after the module is enabled 000000 = Waits 0 PWM cycles before generating the first trigger event after the module is enabled

Note 1: The secondary PWM generator cannot generate PWMx trigger interrupts.

18.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note 1: This data sheet summarizes the features of the dsPIC33EVXXXGM00X/10X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Serial Peripheral Interface (SPI)" (DS70005185) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

The Serial Peripheral Interface (SPI) module is a synchronous serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, ADC Converters, etc. The SPI module is compatible with the Motorola[®] SPI and SIOP interfaces.

The dsPIC33EVXXXGM00X/10X device family offers two SPI modules on a single device, SPI1 and SPI2, that are functionally identical. Each SPI module includes an eight-word FIFO buffer and allows DMA bus connections. When using the SPI module with DMA, FIFO operation can be disabled.

Note: In this section, the SPI modules are referred to together as SPIx, or separately as SPI1 and SPI2. Special Function Registers follow a similar notation. For example, SPIxCON refers to the control register for the SPI1 and SPI2 modules.

The SPI1 module uses dedicated pins which allow for a higher speed when using SPI1. The SPI2 module takes advantage of the Peripheral Pin Select (PPS) feature to allow for greater flexibility in pin configuration of this module, but results in a lower maximum speed. See **Section 30.0 "Electrical Characteristics"** for more information.

The SPIx serial interface consists of the following four pins:

- SDIx: Serial Data Input
- SDOx: Serial Data Output
- · SCKx: Shift Clock Input or Output
- SSx/FSYNCx: Active-Low Slave Select or Frame Synchronization I/O Pulse

Note: All of the 4 pins of the SPIx serial interface must be configured as digital in the ANSELx registers.

The SPIx module can be configured to operate with two, three or four pins. In 3-pin mode, SSx is not used. In 2-pin mode, neither SDOx nor SSx is used.

Figure 18-1 illustrates the block diagram of the SPIx module in Standard and Enhanced modes.

REGISTER 18-2: SPIxCON1: SPIx CONTROL REGISTER 1 (CONTINUED)

- bit 4-2 SPRE<2:0>: Secondary Prescale bits (Master mode)⁽³⁾
 - 111 = Secondary prescale 1:1
 - 110 = Secondary prescale 2:1

 - 000 = Secondary prescale 8:1
- bit 1-0 **PPRE<1:0>:** Primary Prescale bits (Master mode)⁽³⁾
 - 11 = Primary prescale 1:1
 - 10 = Primary prescale 4:1
 - 01 = Primary prescale 16:1
 - 00 = Primary prescale 64:1
- Note 1: The CKE bit is not used in Framed SPI modes. Program this bit to '0' for Framed SPI modes (FRMEN = 1).
 - 2: This bit must be cleared when FRMEN = 1.
 - **3:** Do not set both primary and secondary prescalers to the value of 1:1.

REGISTER 21-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

| bit 5 | ADDEN: Address Character Detect bit (bit 8 of received data = 1) |
|---------|---|
| | 1 = Address Detect mode is enabled; if 9-bit mode is not selected, this does not take effect 0 = Address Detect mode is disabled |
| bit 4 | RIDLE: Receiver Idle bit (read-only) |
| | 1 = Receiver is Idle0 = Receiver is active |
| bit 3 | PERR: Parity Error Status bit (read-only) |
| | 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected |
| bit 2 | FERR: Framing Error Status bit (read-only) |
| | 1 = Framing error has been detected for the current character (character at the top of the receive FIFO) |
| | 0 = Framing error has not been detected |
| bit 1 | OERR: Receive Buffer Overrun Error Status bit (clear/read-only) |
| | 1 = Receive buffer has overflowed |
| | 0 = Receive buffer has not overflowed; clearing a previously set OERR bit (1 \rightarrow 0 transition) resets the receive buffer and the UxRSR to the empty state |
| bit 0 | URXDA: UARTx Receive Buffer Data Available bit (read-only) |
| | 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty |
| Note 1: | Refer to "Universal Asynchronous Receiver Transmitter (UART)" (DS70000582) in the "dsPIC33/ |

PIC24 Family Reference Manual" for information on enabling the UART module for transmit operation.

24.2 ADC Helpful Tips

- 1. The SMPIx control bits in the ADxCON2 registers:
 - a) Determine when the ADC interrupt flag is set and an interrupt is generated, if enabled.
 - b) When the CSCNA bit in the ADxCON2 register is set to '1', this determines when the ADC analog scan channel list, defined in the ADxCSSL/ADxCSSH registers, starts over from the beginning.
 - c) When the DMA peripheral is not used (ADDMAEN = 0), this determines when the ADC Result Buffer Pointer to ADC1BUF0-ADC1BUFF gets reset back to the beginning at ADC1BUF0.
 - d) When the DMA peripheral is used (ADDMAEN = 1), this determines when the DMA Address Pointer is incremented after a sample/conversion operation. ADC1BUF0 is the only ADC buffer used in this mode. The ADC Result Buffer Pointer to ADC1BUF0-ADC1BUFF gets reset back to the beginning at ADC1BUF0. The DMA address is incremented after completion of every 32nd sample/conversion operation. Conversion results are stored in the ADC1BUF0 register for transfer to RAM using the DMA peripheral.
- 2. When the DMA module is disabled (ADDMAEN = 0), the ADC has 16 result buffers. ADC conversion results are stored sequentially in ADC1BUF0-ADC1BUFF, regardless of which analog inputs are being used subject to the SMPIx bits and the condition described in 1.c) above. There is no relationship between the ANx input being measured and which ADC buffer (ADC1BUF0-ADC1BUFF) that the conversion results will be placed in.

- When the DMA module is enabled (ADDMAEN = 1), the ADC module has only 1 ADC result buffer (i.e., ADCxBUF0) per ADC peripheral and the ADC conversion result must be read, either by the CPU or DMA Controller, before the next ADC conversion is complete to avoid overwriting the previous value.
- 4. The DONE bit (ADxCON1<0>) is only cleared at the start of each conversion and is set at the completion of the conversion, but remains set indefinitely, even through the next sample phase until the next conversion begins. If application code is monitoring the DONE bit in any kind of software loop, the user must consider this behavior because the CPU code execution is faster than the ADC. As a result, in Manual Sample mode, particularly where the user's code is setting the SAMP bit (ADxCON1<1>), the DONE bit should also be cleared by the user application just before setting the SAMP bit.
- 5. Enabling op amps, comparator inputs and external voltage references can limit the availability of analog inputs (ANx pins). For example, when Op Amp 2 is enabled, the pins for ANO, AN1 and AN2 are used by the op amp's inputs and output. This negates the usefulness of Alternate Input mode since the MUX A selections use ANO-AN2. Carefully study the ADC block diagram to determine the configuration that will best suit your application. For configuration examples, refer to "Analog-to-Digital Converter (ADC)" (DS70621) in the "dsPIC33/PIC24 Family Reference Manual".

| REGISTER 2 | 24-2: ADx | CON2: ADCx C | CONTROL RI | EGISTER 2 | | | | | | |
|----------------------|---|---|-------------------|------------------|---------------------|-----------------|----------------|--|--|--|
| R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| VCFG2 ⁽¹⁾ | VCFG1 ⁽¹⁾ | VCFG0 ⁽¹⁾ | | — | CSCNA | CHPS1 | CHPS0 | | | |
| bit 15 | · | | | | | | bit | | | |
| R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| BUFS | SMPI4 | SMPI3 | SMPI2 | SMPI1 | SMPI0 | BUFM | ALTS | | | |
| bit 7 | | | | _ | | | bit | | | |
| Legend: | | | | | | | | | | |
| R = Readable | e bit | W = Writable b | bit | U = Unimpler | mented bit, read | l as '0' | | | | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown | | | |
| bit 15-13 | VCFG<2:0> | : Converter Volta | ge Reference | Configuration I | bits ⁽¹⁾ | | | | | |
| | Value | VREFH | VREFL | | | | | | | |
| | xxx | AVDD | AVss | | | | | | | |
| bit 12-11 | Unimpleme | nted: Read as '0 | , | | | | | | | |
| bit 10 | CSCNA: Inp | out Scan Select b | it | | | | | | | |
| | | nputs for CH0+ du ot scan inputs | uring Sample N | IUX A | | | | | | |
| bit 9-8 | CHPS<1:0>: Channel Select bits | | | | | | | | | |
| | In 12-Bit Mode (AD21B = 1), CHPS<1:0> bits are Unimplemented and are Read as '0': | | | | | | | | | |
| | 1x = Converts CH0, CH1, CH2 and CH3 | | | | | | | | | |
| | 01 = Converts CH0 and CH1 00 = Converts CH0 | | | | | | | | | |
| bit 7 | | er Fill Status bit (o | nly valid when | RHEM = 1 | | | | | | |
| | | s currently filling the | - | - | he user applicat | ion should acce | ess data in th | | | |
| | | f of the buffer | | or the barron, t | | | | | | |
| | | s currently filling half of the buffer | the first half of | the buffer; the | e user application | on should acce | ss data in th | | | |
| bit 6-2 | SMPI<4:0>: | Increment Rate | bits | | | | | | | |
| | When ADD | | | | | | | | | |
| | | enerates interrupt enerates interrupt | | | | | | | | |
| | • | | | | | | | | | |
| | • | | | | | | | | | |
| | | enerates interrupt | | | | | | | | |
| | | enerates interrupt | after completion | on of every sar | mple/conversion | operation | | | | |
| | $\frac{\text{When ADD}}{11111} = \ln c$ | VIAEN = 1: crements the DM/ | A address after | completion of | every 32nd sa | mple/conversio | n operation | | | |
| | | crements the DM/ | | | | | | | | |
| | • | | | | | | | | | |
| | • | | | | . <u>.</u> . | | | | | |
| | | crements the DMA crements the DMA | | | | | | | | |
| Note 1. Th | | H Input is connec | ted to AV/DD ar | d the Vecci in | put is connecte | d to Alles | | | | |

REGISTER 24-2: ADxCON2: ADCx CONTROL REGISTER 2

Note 1: The ADCx VREFH Input is connected to AVDD and the VREFL input is connected to AVss.

REGISTER 25-5: CMxMSKCON: COMPARATOR x MASK GATING CONTROL REGISTER (CONTINUED)

- bit 3 ABEN: AND Gate B Input Enable bit
 - 1 = MBI is connected to AND gate
 - 0 = MBI is not connected to AND gate
- bit 2 ABNEN: AND Gate B Input Inverted Enable bit 1 = Inverted MBI is connected to AND gate
 - 0 = Inverted MBI is not connected to AND gate
- bit 1 AAEN: AND Gate A Input Enable bit 1 = MAI is connected to AND gate 0 = MAI is not connected to AND gate
- bit 0 AANEN: AND Gate A Input Inverted Enable bit
 - 1 = Inverted MAI is connected to AND gate
 - 0 = Inverted MAI is not connected to AND gate

| R | R | R | | R 23:16> ⁽¹⁾ | R | R | R |
|---------|-------------------|---|--------|----------------------------|-----------|---|--------|
| | | | DEVID | 23.10/ | | | |
| bit 23 | | | | | | | bit 16 |
| R | R | R | R | R | R | R | R |
| | | | DEVID< | <15:8> (1) | | | |
| bit 15 | | | | | | | bit 8 |
| R | R | R | R | R | R | R | R |
| | | | DEVID | <7:0> ⁽¹⁾ | | | |
| bit 7 | | | | | | | bit 0 |
| Legend: | R = Read-Only bit | | | U = Unimplem | ented bit | | |

REGISTER 27-1: DEVID: DEVICE ID REGISTER

bit 23-0 **DEVID<23:0>:** Device Identifier bits⁽¹⁾

Note 1: Refer to "*dsPIC33EVXXXGM00X/10X Families Flash Programming Specification*" (DS70005137) for the list of Device ID values.

REGISTER 27-2: DEVREV: DEVICE REVISION REGISTER

| Legend: | R = Read-only bit U = Unimplemented bit | | | | | | | |
|---------|---|---|---------|------------------------|---|---|--------|--|
| bit 7 | | | | | | | bit 0 | |
| | | | DEVRE | /<7:0> ⁽¹⁾ | | | | |
| R | R | R | R | R | R | R | R | |
| bit 15 | | | | | | | bit 8 | |
| | | | DEVREV | <15:8> ⁽¹⁾ | | | | |
| R | R | R | R | R | R | R | R | |
| bit 23 | | | | | | | bit 16 | |
| | | | DEVREV< | <23:16> ⁽¹⁾ | | | | |
| R | R | R | R | R | R | R | R | |

bit 23-0 **DEVREV<23:0>:** Device Revision bits⁽¹⁾

Note 1: Refer to "*dsPIC33EVXXXGM00X/10X Families Flash Programming Specification*" (DS70005137) for the list of device revision values.

| DC CHARACTERISTICS | | | $\begin{array}{l} \mbox{Standard Operating Conditions: 4.5V to 5.5V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$ | | | | | | |
|-------------------------------------|---------------------|------|---|------------|------|-----------|--|--|--|
| Parameter No. | Typ. ⁽²⁾ | Max. | Units | Conditions | | | | | |
| Idle Current (IIDLE) ⁽¹⁾ | | | | | | | | | |
| DC40d | 1.25 | 2 | mA | -40°C | | | | | |
| DC40a | 1.25 | 2 | mA | +25°C | 5.0V | 10 MIPS | | | |
| DC40b | 1.5 | 2.6 | mA | +85°C | 5.00 | | | | |
| DC40c | 1.5 | 2.6 | mA | +125°C | | | | | |
| DC42d | 2.3 | 3 | mA | -40°C | | | | | |
| DC42a | 2.3 | 3 | mA | +25°C | 5.0V | 20 MIPS | | | |
| DC42b | 2.6 | 3.45 | mA | +85°C | 5.00 | 20 1011-5 | | | |
| DC42c | 2.6 | 3.85 | mA | +125°C | - | | | | |
| DC44d | 6.9 | 8 | mA | -40°C | | | | | |
| DC44a | 6.9 | 8 | mA | +25°C | 5.0V | 70 MIPS | | | |
| DC44b | 7.25 | 8.6 | mA | +85°C | | | | | |

TABLE 30-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: Base Idle current (IIDLE) is measured as follows:

• CPU core is off, oscillator is configured in EC mode and external clock is active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as outputs and driving low
- MCLR = VDD, WDT and FSCM are disabled
- No peripheral modules are operating or being clocked (defined PMDx bits are all ones)
- The NVMSIDL bit (NVMCON<12>) = 1 (i.e., Flash regulator is set to standby while the device is in Idle mode)
- The VREGSF bit (RCON<11>) = 0 (i.e., Flash regulator is set to standby while the device is in Sleep mode)
- 2: Data in "Typ." column is at 5.0V, +25°C unless otherwise stated.

| DC CHARACTER | $\begin{array}{l} \mbox{Standard Operating Conditions: 4.5V to 5.5V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$ | | | | | | | |
|-------------------------------------|---|-------|---------------|-------|------------|------|---------|--|
| Parameter No. | Тур. ⁽²⁾ | Max. | Doze Ratio | Units | Conditions | | | |
| Doze Current (IDOZE) ⁽¹⁾ | | | | | | | | |
| DC73a | 16.0 | 18.25 | 1:2 | mA | -40°C | 5.0V | 70 MIPS | |
| DC73g | 7.1 | 8.0 | 1:128 | mA | -40 C | | | |
| DC70a | 16.25 | 18.5 | 1:2 | mA | 105%0 | 5.0V | 70 MIPS | |
| DC70g | 7.3 | 8.2 | 1:128 | mA | +25°C | | | |
| DC71a | 17.0 | 19.0 | 1:2 | mA | 195% | 5.0V | 70 MIPS | |
| DC71g | 7.5 | 8.9 | 1:128 | mA | +85°C | | | |
| DC72a | 17.75 | 19.95 | 1:2 | mA | +125°C | 5.0V | 60 MIPS | |
| DC72g | 8.25 | 9.32 | 1:128 | mA | +120 C | | | |

TABLE 30-9: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

Note 1: IDOZE is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDOZE measurements are as follows:

• Oscillator is configured in EC mode and external clock is active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

• CLKO is configured as an I/O input pin in the Configuration Word

• All I/O pins are configured as outputs and driving low

• MCLR = VDD, WDT and FSCM are disabled

• CPU, SRAM, program memory and data memory are operational

• No peripheral modules are operating or being clocked (defined PMDx bits are all ones)

CPU executing

```
while(1)
{
NOP();
}
```


2: Data in "Typ." column is at 5.0V, +25°C unless otherwise stated.

| TABLE 30-10: | DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS |
|--------------|--|
|--------------|--|


| DC CHARACTERISTICS | | Standard Operating Co (unless otherwise stat Operating temperature | | , | | | |
|--------------------|--------|--|--------------------|---------------------|---------------------|-------|--|
| Param No. | Symbol | Characteristic | Min. | Тур. ⁽¹⁾ | Max. | Units | Conditions |
| | VIL | Input Low Voltage | | | | | |
| DI10 | | I/O Pins | Vss | | 0.2 Vdd | V | |
| | Vih | Input High Voltage | | | | | |
| DI20 | | I/O Pins | 0.75 VDD | | 5.5 | V | |
| DI30 | ICNPU | Change Notification Pull-up Current | 200 | 375 | 600 | μA | VDD = 5.0V, VPIN = VSS |
| DI31 | ICNPD | Change Notification Pull-Down Current ⁽⁷⁾ | 175 | 400 | 625 | μA | VDD = 5.0V, VPIN = VDD |
| | lı∟ | Input Leakage Current ^(2,3) | | | | | |
| DI50 | | I/O Pins | -100 | - | 100 | nA | $Vss \le VPIN \le VDD,$ pin at high-impedance |
| DI55 | | MCLR | -700 | | 700 | nA | $Vss \leq V \text{PIN} \leq V \text{DD}$ |
| DI56 | | OSC1 | -200 | _ | 200 | nA | $\label{eq:VSS} \begin{split} &VSS \leq V PIN \leq V DD, \\ &XT \text{ and } HS \text{ modes} \end{split}$ |
| Dl60a | licl | Input Low Injection Current | 0 | _ | ₋₅ (4,6) | | All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP and RB7 |
| DI60b | ІІСН | Input High Injection Current | 0 | — | +5 ^(5,6) | mA | All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, RB7 and all 5V tolerant pins ⁽⁵⁾ |
| DI60c | ∑lict | Total Input Injection Current (sum of all I/O and control pins) | ₋₂₀ (7) | _ | +20(7) | | Absolute instantaneous sum of all \pm input injection currents from all I/O pins (IICL + IICH) $\leq \sum$ IICT |

Note 1: Data in "Typ." column is at 5.0V, +25°C unless otherwise stated.


- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.
- **3:** Negative current is defined as current sourced by the pin.
- 4: VIL source < (VSS 0.3). Characterized but not tested.
- 5: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 6: Non-zero injection currents can affect the ADC results by approximately 4-6 counts.
- 7: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted, provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.








dsPIC33EVXXXGM00X/10X FAMILY




32.6 LPRC







32.8 Pull-up and Pull-Down Current









33.10 Voltage Output Low (VOL) – Voltage Output High (VOH)




FIGURE 33-26: TYPICAL VOH 8x DRIVER PINS vs. IOH (GENERAL PURPOSE I/Os,