

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (11K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 13x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	36-UFQFN Exposed Pad
Supplier Device Package	36-UQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ev32gm103t-i-m5

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

dsPIC33EVXXXGM00X/10X FAMILY

FIGURE 3-2: PROGRAMMER'S MODEL



REGISTER 3-2: CORCON: CORE CONTROL REGISTER (CONTINUED)

bit 3	IPL3: CPU Interrupt Priority Level Status bit 3 ⁽²⁾
	1 = CPU Interrupt Priority Level is greater than 7
	0 = CPU Interrupt Priority Level is 7 or less
bit 2	SFA: Stack Frame Active Status bit
	1 = Stack frame is active; W14 and W15 address 0x0000 to 0xFFFF, regardless of DSRPAG and DSWPAG values
	0 = Stack frame is not active; W14 and W15 address of EDS or Base Data Space
bit 1	RND: Rounding Mode Select bit
	1 = Biased (conventional) rounding is enabled
	0 = Unbiased (convergent) rounding is enabled
bit 0	IF: Integer or Fractional Multiplier Mode Select bit
	1 = Integer mode is enabled for DSP multiply
	0 = Fractional mode is enabled for DSP multiply

Note 1: This bit is always read as '0'.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

3.7 Arithmetic Logic Unit (ALU)

The dsPIC33EVXXXGM00X/10X family ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. The data for the ALU operation can come from the W register array or from the data memory, depending on the addressing mode of the instruction. Similarly, the output data from the ALU can be written to the W register array or a data memory location.

For information on the SR bits affected by each instruction, refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157).

The core CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

3.7.1 MULTIPLIER

Using the high-speed, 17-bit x 17-bit multiplier, the ALU supports unsigned, signed or mixed-sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit signed x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

3.7.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. The 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes the single-cycle per bit of the divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.8 DSP Engine

The DSP engine consists of a high-speed, 17-bit x 17-bit multiplier, a 40-bit barrel shifter and a 40-bit adder/ subtracter (with two target accumulators, round and saturation logic).

The DSP engine can also perform inherent accumulatorto-accumulator operations that require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has options selected through bits in the CPU Core Control register (CORCON) as follows:

- Fractional or Integer DSP Multiply (IF)
- Signed, Unsigned or Mixed-Sign DSP Multiply (US)
- Conventional or Convergent Rounding (RND)
- · Automatic Saturation On/Off for ACCA (SATA)
- Automatic Saturation On/Off for ACCB (SATB)
- Automatic Saturation On/Off for Writes to Data Memory (SATDW)
- Accumulator Saturation mode Selection (ACCSAT)

TABLE 3-2:DSP INSTRUCTIONSSUMMARY

Instruction	Algebraic Operation	ACC Write Back
CLR	A = 0	Yes
ED	$A = (x - y)^2$	No
EDAC	$A = A + (x - y)^2$	No
MAC	$A = A + (x \bullet y)$	Yes
MAC	$A = A + x^2$	No
MOVSAC	No change in A	Yes
MPY	$A = x \bullet y$	No
MPY	$A = x^2$	No
MPY.N	$A = -x \bullet y$	No
MSC	$A = A - x \bullet y$	Yes

		<u>.</u>																
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IFS0	0800	NVMIF	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS1	0802	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	_	_	_	INT1IF	CNIF	CMPIF	MI2C1IF	SI2C1IF	0000
IFS2	0804	_	_	_	-	_	_	_	_	_	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF ⁽¹⁾	SPI2IF	SPI2EIF	0000
IFS3	0806	_	_	_	_	_	_	PSEMIF	_	_	_	_	_	_	_	_	_	0000
IFS4	0808	_	_	CTMUIF	_	_	_	_	_	_	C1TXIF ⁽¹⁾	_	_	_	U2EIF	U1EIF	_	0000
IFS5	080A	PWM2IF	PWM1IF	_	_	—	—	—	_	_	_	_	_	_	_	_	_	0000
IFS6	080C	_	—	_	—	_	—	—	_	_	_	_	_	_	_	_	PWM3IF	0000
IFS8	0810	_	ICDIF	—	—	_	—	—	_	_	_	_	_	_	_	_	—	0000
IFS10	0814	_	—	I2C1BCIF	—		—	—	_	_	_	_	_	_	_	_	—	0000
IFS11	0816	_	_	_	_	—	ECCSBEIF	SENT2IF	SENT2EIF	SENT1IF	SENT1EIF	_	_	_	_	—	_	0000
IEC0	0820	NVMIE	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0822	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	_	_	_	INT1IE	CNIE	CMPIE	MI2C1IE	SI2C1IE	0000
IEC2	0824	_	_	_	_	—	—	—	_	_	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE ⁽¹⁾	SPI2IE	SPI2EIE	0000
IEC3	0826	_	_	_	_	—	—	PSEMIE	_	_	_	_	_	_	_	—	_	0000
IEC4	0828	_	_	CTMUIE	_	—	—	—	_	_	C1TXIE ⁽¹⁾	_	_	_	U2EIE	U1EIE	_	0000
IEC5	082A	PWM2IE	PWM1IE	_	_	—	—	—	_	_	_	_	_	_	_	—	_	0000
IEC6	082C	_	_	_	_	—	—	—	_	_	_	_	_	_	_	_	PWM3IE	0000
IEC8	0830	_	ICDIE	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
IEC10	0834	_	_	I2C1BCIE	_	—	—	—	_	_	_	_	_	_	_	—	_	0000
IEC11	0836	_	_	_	_	—	ECCSBEIE	SENT2IE	SENT2EIE	SENT1IE	SENT1EIE	_	_	_	_	—	_	0000
IPC0	0840	_	T1IP2	T1IP1	T1IP0	_	OC1IP2	OC1IP1	OC1IP0	_	IC1IP2	IC1IP1	IC1IP0	_	INT0IP2	INT0IP1	INT0IP0	4444
IPC1	0842	_	T2IP2	T2IP1	T2IP0	—	OC2IP2	OC2IP1	OC2IP0	_	IC2IP2	IC2IP1	IC2IP0	_	DMA0IP2	DMA0IP1	DMA0IP0	4444
IPC2	0844	_	U1RXIP2	U1RXIP1	U1RXIP0	—	SPI1IP2	SPI1IP1	SPI1IP0	_	SPI1EIP2	SPI1EIP1	SPI1EIP0	_	T3IP2	T3IP1	T3IP0	4444
IPC3	0846	_	NVMIP2	NVMIP1	NVMIP0	_	DMA1IP2	DMA1IP1	DMA1IP0	_	AD1IP2	AD1IP1	AD1IP0	_	U1TXIP2	U1TXIP1	U1TXIP0	4444
IPC4	0848	_	CNIP2	CNIP1	CNIP0	_	CMPIP2	CMPIP1	CMPIP0	_	MI2C1IP2	MI2C1IP1	MI2C1IP0	_	SI2C1IP2	SI2C1IP1	SI2C1IP0	4444
IPC5	084A	_	_	_	_	—	—	—	_	_	_	_	_	_		INT1IP<2:0>		0004
IPC6	084C	_	T4IP2	T4IP1	T4IP0	—	OC4IP2	OC4IP1	OC4IP0	_	OC3IP2	OC3IP1	OC3IP0	_	DMA2IP2	DMA2IP1	DMA2IP0	4444
IPC7	084E	_	U2TXIP2	U2TXIP1	U2TXIP0	_	U2RXIP2	U2RXIP1	U2RXIP0		INT2IP2	INT2IP1	INT2IP0	—	T5IP2	T5IP1	T5IP0	4444
IPC8	0850	_	C1IP2	C1IP1	C1IP0	_	C1RXIP2(1)	C1RXIP1 ⁽¹⁾	C1RXIP0(1)		SPI2IP2	SPI2IP1	SPI2IP0	—	SPI2EIP2	SPI2EIP1	SPI2EIP0	4444
IPC9	0852	_	_	_	—	—	IC4IP2	IC4IP1	IC4IP0		IC3IP2	IC3IP1	IC3IP0	—	DMA3IP2	DMA3IP1	DMA3IP0	0444
IPC14	085C	_	—	_	_	_		—				PSEMIP<2:0	>	—	_	—	_	0040
IPC16	0860	_	—	_	_	_	U2EIP2	U2EIP1	U2EIP0		U1EIP2	U1EIP1	U1EIP0	—	_	_	_	0440
IPC17	0862	_	_	_	_	_		C1TXIP<2:0>(1	1)		_	_	—	_	_	_	_	0400

TABLE 4-23: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EVXXXGM00X/10X FAMILY DEVICES

Legend: — = unimplemented, read as '0' Reset values are shown in hexadecimal.

Note 1: This feature is available only on dsPIC33EVXXXGM10X devices.

TABLE 4-33: PORTA REGISTER MAP FOR dsPIC33EVXXXGMX02 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	0E00	—	—	—	_	—	_	-	—	—	—	—		-	TRISA<4:0	>		DF9F
PORTA	0E02	_	—	_	_	_	_	—	—	_	_	_			RA<4:0>			0000
LATA	0E04		_	_	_	_	_	—	_		—	—	LATA<4:0>			0000		
ODCA	0E06		_	_	_	_	_	—	—		_	_	ODCA<4:0>			0000		
CNENA	0E08		_	_	_	_	_	—	—		_	_		(CNIEA<4:0	>		0000
CNPUA	0E0A		_	_	_	_	_	—	—		_	_		C	NPUA<4:0	>		0000
CNPDA	0E0C		_	_	_	_	_	—	—		_	_		C	NPDA<4:0	>		0000
ANSELA	0E0E		_	_	_	_	_	—	—		_	_	ANSA4 — ANSA<2:0>			1813		
SR1A	0E10	_	_	_	_	_	_	_	_	_	_	_	SR1A4	_	_	_	_	0000
SR0A	0E12		_	_	_	_	_	—	—		_	_	SR0A4	—	—	—		0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-34: PORTB REGISTER MAP FOR dsPIC33EVXXXGMX06 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	0E14								TRISB<15	:0>								FFFF
PORTB	0E16		RB<15:0> xx									xxxx						
LATB	0E18		LATB<15:0> xx								xxxx							
ODCB	0E1A	ODCB<15:0> 0								0000								
CNENB	0E1C								CNIEB<15	:0>								0000
CNPUB	0E1E								CNPUB<1	5:0>								0000
CNPDB	0E20								CNPDB<1	5:0>								0000
ANSELB	0E22	-	ANSB<9:7> ANSB<3:0> 038									038F						
SR1B	0E24	_	_	_	_	_	_		SR1B<9:7>	>	_	_	SR1B4	_	_	_	_	0000
SR0B	0E26	_	_	_	_	_	_		SR0B<9:7>	•	_	_	SR0B4		_	_	_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.



The paged memory scheme provides access to multiple 32-Kbyte windows in the EDS and PSV memory. The Data Space Page registers, DSxPAG, in combination with the upper half of the Data Space address, can provide up to 16 Mbytes of additional address space in the EDS and 8 Mbytes (DSRPAG only) of PSV address space. The paged data memory space is shown in Figure 4-11.

The Program Space (PS) can be accessed with a DSRPAG of 0x200 or greater. Only reads from PS are supported using the DSRPAG. Writes to PS are not supported, therefore, the DSWPAG is dedicated to DS, including EDS. The Data Space and EDS can be read from and written to using DSRPAG and DSWPAG, respectively.

REGISTER 5-1: NVMCON: NONVOLATILE MEMORY (NVM) CONTROL REGISTER (CONTINUED)

- bit 3-0 NVMOP<3:0>: NVM Operation Select bits^(1,3,4)
 - 1111 = Reserved
 - 1110 = User memory and executive memory bulk erase operation
 - 1101 = Reserved
 - 1100 = Reserved
 - 1011 = Reserved
 - 1010 = Reserved
 - 1001 = Reserved
 - 1000 = Reserved
 - 0111 = Reserved
 - 0101 = Reserved
 - 0100 = Reserved
 - 0011 = Memory page erase operation
 - 0010 = Memory row program operation
 - 0001 = Memory double-word⁽⁵⁾
 - 0000 = Reserved
- Note 1: These bits can only be reset on a POR.
 - 2: If this bit is set, there will be minimal power savings (IIDLE), and upon exiting Idle mode, there is a delay (TVREG) before Flash memory becomes operational.
 - 3: All other combinations of NVMOP<3:0> are unimplemented.
 - 4: Execution of the PWRSAV instruction is ignored while any of the NVM operations are in progress.
 - 5: Two adjacent words on a 4-word boundary are programmed during execution of this operation.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
ROON	—	ROSSLP	ROSEL	RODIV3 ⁽¹⁾	RODIV2 ⁽¹⁾	RODIV1 ⁽¹⁾	RODIV0 ⁽¹⁾				
bit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
—	—		_	—		—	—				
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	ıown				
bit 15	ROON: Refer	ence Oscillato	r Output Enab	ole bit							
	1 = Reference	e oscillator out	out is enabled	on the REFCL	₋K pin ⁽²⁾						
	0 = Reference	e oscillator out	out is disabled	k	-						
bit 14	Unimplemen	ted: Read as '	0'								
bit 13	ROSSLP: Reference Oscillator Run in Sleep bit										
	1 = Reference	e oscillator outp	out continues	to run in Sleep	mode						
	0 = Reference	e oscillator outp	out is disabled	d in Sleep mode	e						
bit 12	ROSEL: Refe	erence Oscillato	or Source Sel	ect bit							
	1 = Oscillator	crystal is used	as the refere	nce clock							
	0 = System c	lock is used as	the reference	e clock							
bit 11-8	RODIV<3:0>:	Reference Os	cillator Divide	er bits ⁽¹⁾							
	1111 = Refer	ence clock divi	ded by 32,76	8							
	1110 = Refer	ence clock divi	ded by 16,38	4							
	1100 = Refer	ence clock divi	ded by 4.096								
	1011 = Refer	ence clock divi	ded by 2,048								
	1010 = Refe r	ence clock divi	ded by 1,024								
	1001 = Refer	ence clock divi	ded by 512								
	1000 = Refer	ence clock divi	ded by 256								
	0110 = Refer	ence clock divi	ded by 64								
	0101 = Refe r	ence clock divi	ded by 32								
	0100 = Refer	ence clock divi	ded by 16								
	0011 = Refer	ence clock divi	ded by 8								
	0010 = Refer	ence clock divi	ded by 4								
	0000 = Refer	ence clock									
bit 7-0	Unimplemen	ted: Read as '	0'								
	-										

REGISTER 9-5: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

- **Note 1:** The reference oscillator output must be disabled (ROON = 0) before writing to these bits.
 - 2: This pin is remappable. See Section 11.5 "Peripheral Pin Select (PPS)" for more information.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP43R5	RP43R4	RP43R3	RP43R2	RP43R1	RP43R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP42R5	RP42R4	RP42R3	RP42R2	RP42R1	RP42R0
bit 7							bit 0

REGISTER 11-22: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP43R<5:0>: Peripheral Output Function is Assigned to RP43 Output Pin bits (see Table 11-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP42R<5:0>: Peripheral Output Function is Assigned to RP42 Output Pin bits (see Table 11-3 for peripheral function numbers)

REGISTER 11-23: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5⁽¹⁾

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP49R5	RP49R4	RP49R3	RP49R2	RP49R1	RP49R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP48R5	RP48R4	RP48R3	RP48R2	RP48R1	RP48R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14 Unimplemented: Read as '0'

bit 13-8**RP49R<5:0>:** Peripheral Output Function is Assigned to RP49 Output Pin bits
(see Table 11-3 for peripheral function numbers)bit 7-6**Unimplemented:** Read as '0'

bit 5-0 **RP48R<5:0>:** Peripheral Output Function is Assigned to RP48 Output Pin bits

(see Table 11-3 for peripheral function numbers)

Note 1: This register is present in dsPIC33EVXXXGM004/104/006/106 devices only.

dsPIC33EVXXXGM00X/10X FAMILY



17.3 PWMx Control Registers

REGISTER 17-1: PTCON: PWMx TIME BASE CONTROL REGISTER

R/W-0	U-0	R/W-0	HS-0, HC	R/W-0	R/W-0	R/W-0	R/W-0
PTEN	—	PTSIDL	SESTAT	SEIEN	EIPU ⁽¹⁾	SYNCPOL ⁽¹⁾	SYNCOEN ⁽¹⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SYNCEN ⁽¹⁾	SYNCSRC2 ⁽¹⁾	SYNCSRC1 ⁽¹⁾	SYNCSRC0 ⁽¹⁾	SEVTPS3 ⁽¹⁾	SEVTPS2 ⁽¹⁾	SEVTPS1 ⁽¹⁾	SEVTPS0 ⁽¹⁾
bit 7							bit 0

Legend:	HC = Hardware Clearable bit	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	PTEN: PWMx Module Enable bit
	1 = PWMx module is enabled
	0 = PWMx module is disabled
bit 14	Unimplemented: Read as '0'
bit 13	PTSIDL: PWMx Time Base Stop in Idle Mode bit
	1 = PWMx time base halts in CPU Idle mode 0 = PWMx time base runs in CPU Idle mode
bit 12	SESTAT: Special Event Interrupt Status bit
	1 = Special event interrupt is pending0 = Special event interrupt is not pending
bit 11	SEIEN: Special Event Interrupt Enable bit
	1 = Special event interrupt is enabled
	0 = Special event interrupt is disabled
bit 10	EIPU: Enable Immediate Period Updates bit ⁽¹⁾
	1 = Active Period register is updated immediately
	0 = Active Period register updates occur on PWMx cycle boundaries
bit 9	SYNCPOL: Synchronize Input and Output Polarity bit ⁽¹⁾
	1 = SYNCI1/SYNCO1 polarity is inverted (active-low)
1.11.0	0 = SYNCIT/SYNCOT is active-nign
bit 8	SYNCOEN: Primary Time Base Sync Enable bit
	1 = SYNCO1 output is enabled 0 = SYNCO1 output is disabled
bit 7	SYNCEN: External Time Base Synchronization Enable hit ⁽¹⁾
	1 - External experienciation of primary time base is enabled
	$\Gamma = External synchronization of primary time base is enabled \Omega = External synchronization of primary time base is disabled$
Note 1	: These bits should be changed only when PTEN = 0. In addition, when using the SYNCI1 feature, the us

Note 1: These bits should be changed only when PTEN = 0. In addition, when using the SYNCI1 feature, the user application must program the Period register with a value that is slightly larger than the expected period of the external synchronization input signal.

dsPIC33EVXXXGM00X/10X FAMILY

REGISTER 17-18: AUXCONx: PWMx AUXILIARY CONTROL REGISTER

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—	—	BLANKSEL3	BLANKSEL2	BLANKSEL1	BLANKSEL0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	CHOPSEL3	CHOPSEL2	CHOPSEL1	CHOPSEL0	CHOPHEN	CHOPLEN
bit 7							bit 0

Legend:				
R = Readab	le bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value a	t POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15-12	Unimpleme	ented: Read as '0'		
bit 11-8	BLANKSEL	-<3:0>: PWMx State Blan	k Source Select bits	
	The selectenthe BCH an 1001 = Res	d state blank signal will bl d BCL bits in the LEBCO erved	ock the current-limit and/or Fa Nx register).	ult input signals (if enabled through
	•			
	•			
	0100 = Res 0011 = PW 0010 = PW 0001 = PW 0000 = Nos	erved M3H is selected as the st M2H is selected as the st M1H is selected as the st state blanking	ate blank source ate blank source ate blank source	
bit 7-6	Unimpleme	ented: Read as '0'		
bit 5-2	CHOPSEL<	3:0>: PWMx Chop Clock	Source Select bits	
	The selecte	d signal will enable and d erved	isable (Chop) the selected PW	/Mx outputs.
	•			
	•			
	0100 = Res	erved		
	0011 = PW 0010 = PW	M3H is selected as the cr M2H is selected as the cr	top clock source	
	0001 = PW	M1H is selected as the cl	nop clock source	
	0000 = Chc	p clock generator is sele	cted as the chop clock source	
bit 1	CHOPHEN:	PWMxH Output Choppin	ng Enable bit	
	1 = PWMxH 0 = PWMxH	I chopping function is ena I chopping function is disa	abled abled	
bit 0	CHOPLEN:	PWMxL Output Choppin	g Enable bit	
	1 = PWMxL 0 = PWMxL	chopping function is ena chopping function is disa	bled abled	

REGISTER 20-3:	SENTXDATL: SENTX RECEIVE DATA REGISTER LOW ⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	DATA4	<3:0>		DATA5<3:0>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	

10100	10000	10000	10000	10000	1010 0	1000 0	10000
	DATA6	<3:0>		CRC<3:0>			
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-12	DATA4<3:0>: Data Nibble 4 Data bits
bit 11-8	DATA5<3:0>: Data Nibble 5 Data bits
bit 7-4	DATA6<3:0>: Data Nibble 6 Data bits
bit 3-0	CRC<3:0>: CRC Nibble Data bits

Note 1: Register bits are read-only in Receive mode (RCVEN = 1). In Transmit mode, the CRC<3:0> bits are read-only when automatic CRC calculation is enabled (RCVEN = 0, CRCEN = 1).

REGISTER 20-4:	SENTXDATH: SENTX RECEIVE DATA REGISTER HIGH ⁽¹⁾

N-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DATA1<3:0>	STAT<3:0>			
bit				bit 15
N-0 R/W-0 R/W-0 R/W-0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DATA3<3:0>	DATA2<3:0>			
bit		bit 7		
				Legend:
/ritable bit U = Unimplemented bit, read as '0'	R = Readable bit W = Writable bit			
it is set '0' = Bit is cleared x = Bit is unknown		-n = Value at POR '1' = Bit is set		
/ritable bit U = Unimplemented bit, read as '0' it is set '0' = Bit is cleared x = Bit is unknown	bit	W = Writable '1' = Bit is set	bit POR	Legend: R = Readable -n = Value at P

bit 15-12 STAT<3:0>: Status Nibble Data bits

bit 11-8 **DATA1<3:0>:** Data Nibble 1 Data bits

bit 7-4 DATA2<3:0>: Data Nibble 2 Data bits

bit 3-0 DATA3<3:0>: Data Nibble 3 Data bits

Note 1: Register bits are read-only in Receive mode (RCVEN = 1). In Transmit mode, the CRC<3:0> bits are read-only when automatic CRC calculation is enabled (RCVEN = 0, CRCEN = 1).

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F7MSK1	F7MSK0	F6MSK1	F6MSK0	F5MSK1	F5MSK0	F4MSK1	F4MSK0	
bit 15		·					bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F3MSK1	F3MSK0	F2MSK1	F2MSK0	F1MSK1	F1MSK0	F0MSK1	F0MSK0	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'		
-n = Value at I	POR	'1' = Bit is set	:	'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-14	F7MSK<1:0>	. Mask Source	for Filter 7 bit					
	11 = Reserve	ed						
	10 = Accepta	ince Mask 2 reg	gisters contain	the mask				
	01 = Accepta	Ince Mask 1 reg	gisters contain	the mask				
hit 13-12	E6MSK~1:0	· Mask Source	for Filter 6 bit		as hits 15_14			
bit 13-12	FONSIX (1:0>: Weak Source for Filter 5 bit (same values as bits 15-14)							
	FUNCK (1.0) . Weak Source for Filter 4 bit (same values as bits 15-14)							
DIL 9-8	FAMOR (1:0>: Wask Source for Filter 4 bit (same values as bits 15-14)							
DIT 7-6	F3MSK<1:U>: Mask Source for Filter 3 bit (same values as bits 15-14)							
bit 5-4	F2MSK<1:0>	F2MSK<1:0>: Mask Source for Filter 2 bit (same values as bits 15-14)						
bit 3-2	F1MSK<1:0>	F1MSK<1:0>: Mask Source for Filter 1 bit (same values as bits 15-14)						
bit 1-0	F0MSK<1:0>	: Mask Source	for Filter 0 bit	(same values	as bits 15-14)			

REGISTER 22-18: CxFMSKSEL1: CANx FILTERS 7-0 MASK SELECTION REGISTER 1

BUFFER 22-5: CANx MESSAGE BUFFER WORD 4

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Byte	3<15:8>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Byte	2<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpler	mented bit, read	l as '0'	

|--|

bit 15-8	Byte 3<15:8>: CANx Message Byte 3 bits
----------	--

bit 7-0 Byte 2<7:0>: CANx Message Byte 2 bits

BUFFER 22-6: CANx MESSAGE BUFFER WORD 5

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Byte	5<15:8>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Byte	4<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimp			U = Unimpler	mented bit, rea	d as '0'		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown		nown	

bit 7-0 Byte 4<7:0>: CANx Message Byte 4 bits

REGISTER 25-4: CMxMSKSRC: COMPARATOR x MASK SOURCE SELECT **CONTROL REGISTER**

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	RW-0
—	—	—	—	SELSRCC3	SELSRCC2	SELSRCC1	SELSRCC0
bit 15							bit 8

| R/W-0 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| SELSRCB3 | SELSRCB2 | SELSRCB1 | SELSRCB0 | SELSRCA3 | SELSRCA2 | SELSRCA1 | SELSRCA0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

0'
(

bit 15-12	Unimplemented: Read as '0'
bit 11-8	SELSRCC<3:0>: Mask C Input Select bits
	1111 = FLT4
	1110 = FLT2
	1101 = Reserved
	1100 = Reserved
	1011 = Reserved
	1010 = Reserved
	1001 = Reserved
	1000 = Reserved
	0111 = Reserved
	0110 = Reserved
	0101 = PWM3H
	0100 = PWM3L
	0011 = PWM2H
	0010 = PWM2L
	0001 = PWM1H
	0000 = PWM1L
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits
	1111 = FLT4
	1110 = FLT2
	1101 = Reserved
	1100 = Reserved
	1011 = Reserved
	1010 = Reserved
	1001 = Reserved
	1000 = Reserved
	0111 = Reserved
	0110 = Reserved
	0101 = PWM3H
	0100 = PWM3L
	0011 = PWM2H
	0010 = PWM2L
	0001 = PWM1H
	0000 = PWM1L









32.14 Comparator Op Amp Offset





33.17 ADC DNL



33.18 ADC INL



FIGURE 33-38: TYPICAL INL (VDD = 5.5V, +150°C)

APPENDIX A: REVISION HISTORY

Revision A (December 2013)

This is the initial version of this document.

Revision B (June 2014)

This revision incorporates the following updates:

- Sections:
 - Added Section 31.0 "High-Temperature Electrical Characteristics"
 - Updated the "Power Management" section, the "Input/Output" section, Section 3.3
 "Data Space Addressing", Section 4.2
 "Data Address Space", Section 4.3.2
 "Extended X Data Space", Section 4.6.1
 "Bit-Reversed Addressing Implementation", Section 7.4.1 "INTCON1 through INTCON4", Section 11.7 "I/O Helpful Tips"
 - Updated note in Section 17.0 "High-Speed PWM Module", Section 18.0 "Serial Peripheral Interface (SPI)", Section 27.8 "Code Protection and CodeGuard™ Security"
 - Updated title of Section 20.0 "Single-Edge Nibble Transmission (SENT)"
 - Updated Section 34.0 "Packaging Information". Deleted e3, Pb-free and Industrial (I) temperature range indication throughout the section, and updated the packaging diagrams
 - Updated the "Product Identification System" section
- Registers:
 - Updated Register 3-2, Register 7-2, Register 7-6, Register 9-2, Register 11-3, Register 14-1, Register 14-3, Register 14-11, Register 15-1, Register 22-4
- Figures:
 - Added Figure 4-6, Figure 4-8, Figure 4-14, Figure 4-15, Figure 14-1, Figure 16-1, Figure 17-2, Figure 23-1, Figure 24-1
- Tables:
 - Updated Table 1, Table 27-1, Table 27-2, Table 30-6, Table 30-7, Table 30-8, Table 30-9, Table 30-10, Table 30-11, Table 30-12, Table 30-38, Table 30-50, Table 30-53 and added Table 31-11,
- Changes to text and formatting were incorporated throughout the document

Revision C (November 2014)

This revision incorporates the following updates:

- · Sections:
 - Added note in Section 5.2 "RTSP Operation"
 - Updated "Section 5.4 "Error Correcting Code (ECC)"
 - Deleted 44-Terminal Very Thin Leadless Array Package (TL) - 6x6x0.9 mm Body With Exposed Pad (VTLA).
- Registers
 - Updated Register 7-6
- Figures:
 - Updated Figure 4-1, Figure 4-3, Figure 4-4
- · Tables:
 - Updated Table 27-2, Table 31-13, Table 31-14, Table 31-15
 - Added Table 31-16, Table 31-17

Revision D (April 2015)

This revision incorporates the following updates:

- Sections:
 - Updated the Clock Management, Timers/ Output Compare/Input Capture, Communication Interfaces and Input/Output sections at the beginning of the data sheet (Page 1 and Page 2).
 - Updated all pin diagrams at the beginning of the data sheet (Page 4 through Page 9).
 - Added Section 11.6 "High-Voltage Detect (HVD)"
 - Updated Section 13.0 "Timer2/3 and Timer4/5"
 - Corrects all Buffer heading numbers in Section 22.4 "CAN Message Buffers"
- Registers
 - Updated Register 3-2, Register 25-2, Register 26-2
- Figures
 - Updated Figure 26-1, Figure 30-5, Figure 30-32
- Tables
 - Updated Table 1, Table 4-25, Table 30-10, Table 30-22, Table 30-53 and Table 31-8
- Changes to text and formatting were incorporated throughout the document