

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI


Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	53
Program Memory Size	32KB (11K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 36x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ev32gm106t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

dsPIC33EVXXXGM00X/10X FAMILY

FIGURE 3-2: PROGRAMMER'S MODEL



REGISTER 3-1: SR: CPU STATUS REGISTER (CONTINUED)

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ^(1,2)
	<pre>111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)</pre>
bit 4	RA: REPEAT Loop Active bit
	1 = REPEAT loop is in progress 0 = REPEAT loop is not in progress
bit 3	N: MCU ALU Negative bit
	1 = Result was negative0 = Result was non-negative (zero or positive)
bit 2	OV: MCU ALU Overflow bit
	This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = Overflow has not occurred for signed arithmetic
bit 1	Z: MCU ALU Zero bit
	 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result)
bit 0	C: MCU ALU Carry/Borrow bit
	 1 = A carry-out from the Most Significant bit (MSb) of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred
Note 1.	The IPI <2:0> hits are concatenated with the IPI 3 hit (CORCON<3>) to form the CPU Interrupt Priority

- **Note 1:** The IPL<2:0> bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL3 = 1. User interrupts are disabled when IPL3 = 1.
 - 2: The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.
 - **3:** A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using the bit operations.

TABLE 4-11: CAN1 REGISTER MAP WHEN WIN (C1CTRL<0>) = 1 FOR dsPIC33EVXXXGM10X DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E								See defin	ition when W	/IN = x							
C1BUFPNT1	0420	F3BP3	F3BP2	F3BP1	F3BP0	F2BP3	F2BP2	F2BP1	F2BP0	F1BP3	F1BP2	F1BP1	F1BP0	F0BP3	F0BP2	F0BP1	F0BP0	0000
C1BUFPNT2	0422	F7BP3	F7BP2	F7BP1	F7BP0	F6BP3	F6BP2	F6BP1	F6BP0	F5BP3	F5BP2	F5BP1	F5BP0	F4BP3	F4BP2	F4BP1	F4BP0	0000
C1BUFPNT3	0424	F11BP3	F11BP2	F11BP1	F11BP0	F10BP3	F10BP2	F10BP1	F10BP0	F9BP3	F9BP2	F9BP1	F9BP0	F8BP3	F8BP2	F8BP1	F8BP0	0000
C1BUFPNT4	0426	F15BP3	F15BP2	F15BP1	F15BP0	F14BP3	F14BP2	F14BP1	F14BP0	F13BP3	F13BP2	F13BP1	F13BP0	F12BP3	F12BP2	F12BP1	F12BP0	0000
C1RXM0SID	0430	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	—	MIDE	_	EID17	EID16	xxxx
C1RXM0EID	0432								E	EID<15:0>						•		xxxx
C1RXM1SID	0434	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	MIDE	_	EID17	EID16	xxxx
C1RXM1EID	0436								E	ID<15:0>						•		xxxx
C1RXM2SID	0438	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	MIDE	_	EID17	EID16	xxxx
C1RXM2EID	043A								E	EID<15:0>						•		xxxx
C1RXF0SID	0440	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	xxxx
C1RXF0EID	0442								E	EID<15:0>						•		xxxx
C1RXF1SID	0444	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	xxxx
C1RXF1EID	0446								E	EID<15:0>						•		xxxx
C1RXF2SID	0448	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	-	EXIDE	_	EID17	EID16	xxxx
C1RXF2EID	044A								E	EID<15:0>								xxxx
C1RXF3SID	044C	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	xxxx
C1RXF3EID	044E								E	EID<15:0>						_		xxxx
C1RXF4SID	0450	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0		EXIDE	_	EID17	EID16	xxxx
C1RXF4EID	0452								E	EID<15:0>						_		xxxx
C1RXF5SID	0454	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0		EXIDE	_	EID17	EID16	xxxx
C1RXF5EID	0456								E	EID<15:0>						_		xxxx
C1RXF6SID	0458	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0		EXIDE	_	EID17	EID16	xxxx
C1RXF6EID	045A								E	EID<15:0>						_		xxxx
C1RXF7SID	045C	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0		EXIDE	_	EID17	EID16	xxxx
C1RXF7EID	045E								E	EID<15:0>						_		xxxx
C1RXF8SID	0460	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	xxxx
C1RXF8EID	0462								E	EID<15:0>								xxxx
C1RXF9SID	0464	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	—	EID17	EID16	xxxx
C1RXF9EID	0466								E	EID<15:0>								xxxx
C1RXF10SID	0468	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	—	EID17	EID16	xxxx
C1RXF10EID	046A								E	ID<15:0>								xxxx

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

4.3.2 EXTENDED X DATA SPACE

The lower portion of the base address space range, between 0x0000 and 0x2FFF, is always accessible regardless of the contents of the Data Space Page registers; it is indirectly addressable through the register indirect instructions. It can be regarded as being located in the default EDS Page 0 (i.e., EDS address range of 0x000000 to 0x002FFF with the base address bit, EA<15> = 0, for this address range). However, Page 0 cannot be accessed through the upper 32 Kbytes, 0x8000 to 0xFFFF, of Base Data Space, in combination with DSRPAG = 0x000 or DSWPAG = 0x000. Consequently, the DSRPAG and DSWPAG registers are initialized to 0x001 at Reset.


- Note 1: DSxPAG should not be used to access Page 0. An EDS access with DSxPAG set to 0x000 will generate an address error trap.
 - 2: Clearing the DSxPAG in software has no effect.

FIGURE 4-12: EDS MEMORY MAP

The remaining pages, including both EDS and PSV pages, are only accessible using the DSRPAG or DSWPAG registers in combination with the upper 32 Kbytes, 0x8000 to 0xFFFF, of the base address, where the base address bit, EA<15> = 1.

For example, when DSRPAG = 0x001 or DSWPAG = 0x001, accesses to the upper 32 Kbytes, 0x8000 to 0xFFFF of the Data Space, will map to the EDS address range of 0x008000 to 0x00FFFF. When DSRPAG = 0x002 or DSWPAG = 0x002, accesses to the upper 32 Kbytes of the Data Space will map to the EDS address range of 0x010000 to 0x017FFF and so on, as shown in the EDS memory map in Figure 4-12.

For more information on the PSV page access using Data Space Page registers, refer to **Section 5.0 "Program Space Visibility from Data Space"** in **"dsPIC33E/PIC24E Program Memory"** (DS70000613) of the *"dsPIC33/PIC24 Family Reference Manual"*.



dsPIC33EVXXXGM00X/10X FAMILY




TABLE 4-46: BIT-REVERSED ADDRESSING SEQUENCE (16-ENTRY)

		Norma	al Addres	SS			Bit-Rev	ersed Ac	Idress
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

REGISTER 5-1: NVMCON: NONVOLATILE MEMORY (NVM) CONTROL REGISTER

R/SO-0		R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
WR ⁽¹⁾	WREN ⁽¹⁾	WRERR ⁽¹⁾	NVMSIDL ⁽²⁾			RPDF	URERR
bit 15						•	bit 8
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	—	NVMOP3 ^(1,3,4)	NVMOP2 ^(1,3,4)	NVMOP1 ^(1,3,4)	NVMOP0 ^{(1,3,4}
bit 7							bit (
Legend:		SO = Settable	e Onlv bit				
R = Reada	able bit	W = Writable	3	U = Unimplem	ented bit, read a	as '0'	
-n = Value	at POR	'1' = Bit is set	t	'0' = Bit is clea		x = Bit is unkn	own
bit 15	WR: Write C	Control bit ⁽¹⁾					
						ion is self-time	d and the bit is
				tion is complete			
bit 14	-	e Enable bit ⁽¹⁾	ation is comp	lete and inactive	J		
011 14		ogram or erase	operations a	re enabled			
		ogram or erase					
bit 13	=	rite Sequence I					
				nce attempt, or t	termination has	occurred (bit is s	et automaticall
		set attempt of th					
L:1 10	-	-	-	npleted normally	/		
bit 12		NVM Stop in Idl			ce enters Idle m		
					enters Idle mod		
bit 11-10	-	nted: Read as					
bit 9	RPDF: Row	Programming	Data Format (Control bit			
				compressed fo	rmat		
	0 = Row data	a to be stored i	in RAM is in a	n uncompresse	d format		
bit 8		-	-	run Error Flag b			
		gramming ope underrun has o		en terminated du	ue to a data unc	lerrun error	
bit 7-4	Unimpleme	nted: Read as	' 0'				
Note 1:	These bits can c	only be reset or	n a POR				
	If this bit is set, t	-		avings (lidle). a	and upon exiting	ldle mode, the	re is a delav
	(TVREG) before I					,,	· · · ,
٥.							

- 3: All other combinations of NVMOP<3:0> are unimplemented.
- 4: Execution of the PWRSAV instruction is ignored while any of the NVM operations are in progress.
- **5:** Two adjacent words on a 4-word boundary are programmed during execution of this operation.

6.0 RESETS

- Note 1: This data sheet summarizes the features of the dsPIC33EVXXXGM00X/10X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Reset" (DS70602) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDTO: Watchdog Timer Time-out Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Condition Device Reset
 - Illegal Opcode Reset
 - Uninitialized W Register Reset
 - Security Reset
 - Illegal Address Mode Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of Reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state and some are unaffected.

Note: Refer to the specific peripheral section or Section 4.0 "Memory Organization" of this device data sheet for register Reset states.

All types of device Reset set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

A POR clears all the bits, except for the POR and BOR bits (RCON<1:0>) that are set. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in the other sections of this device data sheet.


Note: The status bits in the RCON register should be cleared after they are read. Therefore, the next RCON register value after a device Reset is meaningful.

Note: In all types of Resets, to select the device clock source, the contents of OSCCON are initialized from the FNOSCx Configuration bits in the FOSCSEL Configuration register.

	-						
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE
bit 15							bit 8
Davio		D 444.0	D 444 0	D 4440	D 444 0	D 444 0	
R/W-0	R-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
SFTACERR bit 7	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	— hit 0
							bit 0
Legend:		HC = Hardwa	re Clearable bi	it			
R = Readable	bit	W = Writable	bit	U = Unimplem	ented bit, read a	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unk	nown
bit 15	NSTDIS: Inte	errupt Nesting	Disable bit				
		nesting is disa nesting is ena					
bit 14	•	ccumulator A (lag hit			
bit 14		s caused by ov		•			
		s not caused b					
bit 13		ccumulator B (0			
		s caused by ov s not caused b					
bit 12	-		-	Overflow Trap F	lag bit		
51(12			•	flow of Accumu	•		
				overflow of Accu			
bit 11			-	Overflow Trap F	-		
	•	•	•	flow of Accumu			
bit 10	-	umulator A Ov					
2.1.1.0		erflow of Accun	•				
	0 = Trap is d	lisabled					
bit 9		cumulator B O	•	able bit			
	1 = Trap ove 0 = Trap is d	erflow of Accun	nulator B				
bit 8	•	tastrophic Over	flow Trap Fnat	ole bit			
				mulator A or B i	s enabled		
	0 = Trap is d	-					
bit 7		: Shift Accumu					
		•	•	alid accumulator alid accumulator			
bit 6)ivide-by-Zero	-		Simi		
		or trap was cal					
	0 = Math err	or trap was no	t caused by a d	livide-by-zero			
bit 5		DMAC Trap F	-				
		rap has occurre rap has not occ					
bit 4		Math Error Sta					
		or trap has occ					
	0 = Math err	or trap has not	occurred				

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

© 2013-2016 Microchip Technology Inc.



R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
FRMEN	SPIFSD	FRMPOL	_	—	—	—	—			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0			
_					_	FRMDLY	SPIBEN			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'				
-n = Value at F	x = Bit is unkr	nown								
bit 15	FRMEN: Fran	med SPIx Supp	ort bit							
				pin is used as	the Frame Sy	nc pulse input/o	utput)			
		SPIx support is								
bit 14		x Frame Sync F		n Control bit						
		/nc pulse input								
h:+ 40	-	/nc pulse outpu	. ,							
bit 13		ame Sync Pulse	5							
		/nc pulse is acti /nc pulse is acti								
bit 12-2	-	ited: Read as '								
bit 1	•			hit						
	FRMDLY: Frame Sync Pulse Edge Select bit 1 = Frame Sync pulse coincides with the first bit clock									
		/nc pulse prece								
bit 0	SPIBEN: SPI	x Enhanced Bu	iffer Enable b	it						
	1 = Enhance	d buffer is enab	led							
	0 = Enhance	d buffer is disab	led (Standard	d mode)						

REGISTER 18-3: SPIxCON2: SPIx CONTROL REGISTER 2

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—	_	CH123SB2	CH123SB1	CH123NB1	CH123NB0	CH123SB0	
bit 15							bit 8	
		11.0	R/W-0	D/M/ 0	R/W-0			
U-0	U-0	U-0	CH123SA2	R/W-0	CH123NA1	R/W-0	R/W-0	
 bit 7	_	_	CHI235AZ	CH123SA1	CHIZSNAI	CH123NA0	CH123SA0	
							bit	
Legend:								
R = Readab	le bit	W = Writable	e bit	U = Unimpler	nented bit, read	as '0'		
-n = Value a	t POR	'1' = Bit is se	et	'0' = Bit is cle	ared	x = Bit is unkr	iown	
bit 15-13	-	ted: Read as						
bit 12-11			1, 2, 3 Positive	-	=		0110	
		s AN6 (Op An	s AN0 (Op Amp an 3)	2), CH2 posit	ive input is AN2	25 (Op Amp 5)	, CH3 positiv	
			AN3 (Op Amp 1	I), CH2 positive	e input is AN0 (0	Op Amp 2), CH3	B positive inp	
		25 (Op Amp 5)						
 010 = CH1 positive input is AN3 (Op Amp 1), CH2 positive input is AN0 (Op Amp 2), CH3 pos is AN6 (Op Amp 3) 001 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5 								
bit 10-9	CH123NB<1	:0>: Channels	1, 2, 3 Negative	e Input Select	for Sample B bi	ts		
			AN9, CH2 nega					
			AN6, CH2 nega tive inputs are \		N7, CH3 negati	ve input is AN8		
bit 8		-	, 3 Positive Inpu		mple B hit			
DILO		11> for bit sele	•					
bit 7-5		ited: Read as						
bit 4-3	-		1, 2, 3 Positive	Input Select fo	or Sample A bits	3		
			s AN0 (Op Amp		-		, CH3 positiv	
		s AN6 (Op An		<i>/</i> ·	•			
		ositive input is	AN3 (Op Amp 1	I), CH2 positive	e input is AN0 (0	Op Amp 2), CH3	-	
	is AN2	ositive input is 25 (Op Amp 5)	AN3 (Op Amp 1				8 positive inp	
	is AN2 010 = CH1 p is AN6	ositive input is 25 (Op Amp 5) ositive input is 6 (Op Amp 3)	AN3 (Op Amp 1 AN3 (Op Amp 1), CH2 positive	e input is AN0 (C	Dp Amp 2), CH3	8 positive inpu	
	is AN2 010 = CH1 p is AN6 001 = CH1 p	ositive input is 25 (Op Amp 5) ositive input is 6 (Op Amp 3) ositive input is	AN3 (Op Amp 1 AN3 (Op Amp 1 AN3, CH2 pos	I), CH2 positive	e input is AN0 (0 N4, CH3 positiv	Dp Amp 2), CH3 e input is AN5	8 positive inpu	
	is AN2 010 = CH1 p is AN6 001 = CH1 p 000 = CH1 p	ositive input is 25 (Op Amp 5) ositive input is 5 (Op Amp 3) ositive input is ositive input is	AN3 (Op Amp 1 AN3 (Op Amp 1 AN3, CH2 pos AN3, CH2 pos AN0, CH2 pos	I), CH2 positive itive input is Al itive input is Al	e input is AN0 (0 N4, CH3 positiv N1, CH3 positiv	Dp Amp 2), CH3 e input is AN5 e input is AN2	8 positive inpu	
bit 2-1	is AN2 010 = CH1 p is AN6 001 = CH1 p 000 = CH1 p CH123NA<1	ositive input is 25 (Op Amp 5) ositive input is 6 (Op Amp 3) ositive input is ositive input is ositive input is co>: Channels	AN3 (Op Amp 1 AN3 (Op Amp 1 AN3, CH2 pos AN0, CH2 pos 1, 2, 3 Negative	I), CH2 positive itive input is Al itive input is Al e Input Select	e input is AN0 (C N4, CH3 positiv N1, CH3 positiv for Sample A bi	Dp Amp 2), CH3 e input is AN5 e input is AN2 ts	3 positive inpu 3 positive inpu	
bit 2-1	is AN2 010 = CH1 p is AN6 001 = CH1 p 000 = CH1 p CH123NA<1 11 = CH1 ne	ositive input is 25 (Op Amp 5) ositive input is 6 (Op Amp 3) ositive input is ositive input is :0>: Channels gative input is	AN3 (Op Amp 1 AN3 (Op Amp 1 AN3, CH2 pos AN0, CH2 pos AN0, CH2 pos 1, 2, 3 Negative AN9, CH2 nega	I), CH2 positive itive input is Al itive input is Al e Input Select ative input is Al	e input is AN0 (C N4, CH3 positiv N1, CH3 positiv for Sample A bi N10, CH3 nega	Dp Amp 2), CH3 e input is AN5 e input is AN2 ts tive input is AN	3 positive inpo 3 positive inpo 11	
bit 2-1	is AN2 010 = CH1 p is AN6 001 = CH1 p 000 = CH1 p CH123NA<1 11 = CH1 ne 10 = CH1 ne	ositive input is 5 (Op Amp 5) ositive input is 6 (Op Amp 3) ositive input is ositive input is gative input is gative input is	AN3 (Op Amp 1 AN3 (Op Amp 1 AN3, CH2 pos AN0, CH2 pos 1, 2, 3 Negative	I), CH2 positive itive input is Al itive input is Al e Input Select ative input is Al ative input is Al	e input is AN0 (C N4, CH3 positiv N1, CH3 positiv for Sample A bi N10, CH3 nega	Dp Amp 2), CH3 e input is AN5 e input is AN2 ts tive input is AN	3 positive inp 3 positive inp 11	
bit 2-1 bit 0	is AN2 010 = CH1 p is AN6 001 = CH1 p 000 = CH1 p CH123NA<1 11 = CH1 ne 10 = CH1 ne 0x = CH1, C	ositive input is 25 (Op Amp 5) ositive input is 5 (Op Amp 3) ositive input is ositive input is cositive input is gative input is H2, CH3 nega	AN3 (Op Amp 1 AN3 (Op Amp 1 AN3, CH2 pos AN0, CH2 pos 1, 2, 3 Negative AN9, CH2 nega AN6, CH2 nega	I), CH2 positive itive input is AI itive input is AI e Input Select ative input is AI ative input is AI /REFL	e input is AN0 (C N4, CH3 positiv N1, CH3 positiv for Sample A bi N10, CH3 negati N7, CH3 negati	Dp Amp 2), CH3 e input is AN5 e input is AN2 ts tive input is AN	3 positive inp 3 positive inp 11	

REGISTER 24-5: ADxCHS123: ADCx INPUT CHANNELS 1, 2, 3 SELECT REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
HLMS	0-0	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN
		OCEN	OCINEIN	OBEN	OBNEN	UAEN	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value a	t POR	'1' = Bit is se		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 15	1 = The mask	ing (blanking)		event any asse	rted ('0') compai rted ('1') compai		
bit 14	Unimplemen	ted: Read as	'0'				
bit 13	OCEN: OR G	ate C Input E	nable bit				
		nnected to OF t connected to	U				
bit 12			nverted Enable	e bit			
		•	ed to OR gate				
	0 = Inverted I	MCI is not con	nected to OR g	ate			
bit 11		ate B Input Er					
		nnected to OF t connected to					
bit 10			nverted Enable	e bit			
		•	ed to OR gate				
			nected to OR g	ate			
bit 9		ate A Input Er					
		nnected to OF	•				
h:+ 0		t connected to	-	, hit			
bit 8		•	nverted Enable ed to OR gate				
			nected to OR g	ate			
bit 7	NAGS: AND	Gate Output li	nverted Enable	bit			
			cted to OR gate				
				0			
bit 6	PAGS: AND	Gate Output E	nable bit				
bit 6		Gate Output E onnected to C					
	1 = ANDI is c 0 = ANDI is n	onnected to C ot connected	R gate o OR gate				
bit 6 bit 5	1 = ANDI is c 0 = ANDI is n ACEN: AND	onnected to C ot connected Gate C Input F	R gate o OR gate Enable bit				
	1 = ANDI is c 0 = ANDI is n ACEN: AND 1 = MCI is co	onnected to C ot connected	R gate o OR gate Enable bit D gate				
	1 = ANDI is c 0 = ANDI is n ACEN: AND 1 = MCI is co 0 = MCI is no	onnected to C ot connected Gate C Input E nnected to AN t connected to	R gate o OR gate Enable bit D gate	le bit			

File Name	Audress	Device Memory Size (Kbytes)	Bits 23-16	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
FDMTINTVL	0057AC	32																	
	00ABAC	64																	
	0157AC	128	-									DMTIVT<	<15:0>						
	02ABAC	256																	
FDMTINTVH	0057B0	32																	
	00ABB0	64											04.40						
	0157B0	128	_									DMTIVT<	31:16>						
	02ABB0	256																	
FDMTCNTL	0057B4	32																	
	00ABB4	64										DUTOUT	.45.0						
	0157B4	128	—									DMTCNT	<15:0>						
	02ABB4	256																	
FDMTCNTH	0057B8	32																	
	00AB8	64										DMTCNT<	-04-40-						
	0157B8	128	-									DIVITCINTS	31:16>						
	02ABB8	256																	
FDMT	0057BC	32																	
	00ABBC	64																	DMTEN
	0157BC	128	_	_	_	_	_	_		_	_	_	_	_	_	_	_	_	DIVITEN
	02ABBC	256																	
FDEVOPT	0057C0	32																	
	00ABC0	64															Reserved ⁽²⁾		PWMLOCK
	0157C0	128	_	_	_	_	_	_		_	_	_	_	_	_	ALTIZUT	Reserved	—	PVVIVILOCK
	02ABC0	256																	
FALTREG	0057C4	32																	
	00ABC4	64												OTVT0-0-0-				OTVT1 -0-0-	
	0157C4	128	_	_	_	_	_	_	_	_	_	_		CTXT2<2:0>		_	(CTXT1<2:0>	
	02ABC4	256																	

CONFIGURATION WORD DECISTED MAD (CONTINUED) ~ ~ 4

Legend: — = unimplemented, read as '1'.

Note 1: This bit is reserved and must be programmed as '0'.
2: This bit is reserved and must be programmed as '1'.

Field	Description
Wm*Wm	Multiplicand and Multiplier Working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier Working register pair for DSP instructions \in {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 Working registers ∈ {W0W15}
Wnd	One of 16 Destination Working registers ∈ {W0W15}
Wns	One of 16 Source Working registers ∈ {W0W15}
WREG	W0 (Working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X Data Space Prefetch Address register for DSP instructions ∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12], none}
Wxd	X Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}
Wy	Y Data Space Prefetch Address register for DSP instructions ∈ {[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] - = 2, [W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11 + W12], none}
Wyd	Y Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}

TABLE 28-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

TABLE 30-30: SPI2 MAXIMUM DATA/CLOCK RATE SUMMARY

AC CHARAG	CTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 4.5V to 5.5V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Indus} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extra} \end{array}$						
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	СКЕ	СКР	SMP			
15 MHz	Table 30-31		_	0,1	0,1	0,1			
9 MHz	_	Table 30-32	—	1	0,1	1			
9 MHz	_	Table 30-33	—	0	0,1	1			
15 MHz	—	—	Table 30-34	1	0	0			
11 MHz	—	—	Table 30-35	1	1	0			
15 MHz	_	—	Table 30-36	0	1	0			
11 MHz	_	_	Table 30-37	0	0	0			

FIGURE 30-12: SPI2 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 0) TIMING CHARACTERISTICS




TABLE 30-35:SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0)TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 4.5V to 5.5V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions	
SP70	FscP	Maximum SCK2 Input Frequency	—	_	11	MHz	See Note 3	
SP72	TscF	SCK2 Input Fall Time	—	_	_	ns	See Parameter DO32 and Note 4	
SP73	TscR	SCK2 Input Rise Time	—	_	_	ns	See Parameter DO31 and Note 4	
SP30	TdoF	SDO2 Data Output Fall Time	—	_	_	ns	See Parameter DO32 and Note 4	
SP31	TdoR	SDO2 Data Output Rise Time	—	_	—	ns	See Parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDO2 Data Output Valid after SCK2 Edge	—	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDO2 Data Output Setup to First SCK2 Edge	30	_	_	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI2 Data Input to SCK2 Edge	30	—	_	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI2 Data Input to SCK2 Edge	30	—	_	ns		
SP50	TssL2scH, TssL2scL	$\overline{SS2}$ ↓ to SCK2 ↑ or SCK2 ↓ Input	120	—	—	ns		
SP51	TssH2doZ	SS2 ↑ to SDO2 Output High-Impedance	10	—	50	ns	See Note 4	
SP52	TscH2ssH TscL2ssH	SS2 ↑ after SCK2 Edge	1.5 TCY + 40	—	_	ns	See Note 4	
SP60	TssL2doV	SDO2 Data Output Valid after SS2 Edge	—	—	50	ns		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column is at 5.0V, +25°C unless otherwise stated.

3: The minimum clock period for SCK2 is 91 ns. Therefore, the SCK2 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI2 pins.




FIGURE 30-26: SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING CHARACTERISTICS

TABLE 30-46: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

AC CHARACTERISTICS				$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol TLO:SCL	Characteristic ⁽⁴⁾		Min. ⁽¹⁾	Max.	Units	Conditions		
IM10		Clock Low Time	100 kHz mode	TCY/2 (BRG + 2)	_	μS			
			400 kHz mode	Tcy/2 (BRG + 2)	_	μS			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)	_	μS			
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 2)	—	μS			
			400 kHz mode	Tcy/2 (BRG + 2)	—	μS			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)	_	μS			
IM20	TF:SCL	SDAx and SCLx Fall Time	100 kHz mode	_	300	ns	CB is specified to be		
			400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode ⁽²⁾	_	100	ns			
IM21	TR:SCL	SDAx and SCLx Rise Time	100 kHz mode		1000	ns	CB is specified to be		
			400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode ⁽²⁾	_	300	ns			
IM25	TSU:DAT	Data Input	100 kHz mode	250	—	ns			
		Setup Time	400 kHz mode	100	_	ns			
			1 MHz mode ⁽²⁾	40	—	ns			
IM26	THD:DAT	Data Input Hold Time	100 kHz mode	0	_	μS			
			400 kHz mode	0	0.9	μS			
			1 MHz mode ⁽²⁾	0.2	—	μS			
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 2)	_	μS	Only relevant for		
		Setup Time	400 kHz mode	Tcy/2 (BRG + 2)	—	μS	Repeated Start		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)	_	μS	condition		
IM31	Thd:sta	Start Condition Hold Time	100 kHz mode	TCY/2 (BRG + 2)	_	μS	After this period, the		
			400 kHz mode	TCY/2 (BRG +2)	—	μS	first clock pulse is		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)	—	μS	generated		
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy/2 (BRG + 2)	_	μS			
		Setup Time	400 kHz mode	Tcy/2 (BRG + 2)	_	μS			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)	_	μS			
IM34	THD:STO		100 kHz mode	Tcy/2 (BRG + 2)	_	μS			
		Hold Time	400 kHz mode	Tcy/2 (BRG + 2)	—	μS			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)	_	μS			
IM40	TAA:SCL	Output Valid From Clock	100 kHz mode	_	3500	ns			
			400 kHz mode	—	1000	ns			
			1 MHz mode ⁽²⁾	—	400	ns	1		
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μS	Time the bus must be		
			400 kHz mode	1.3	—	μS	free before a new		
			1 MHz mode ⁽²⁾	0.5	—	μS	transmission can start		
IM50	Св	Bus Capacitive L	oading	_	400	pF			
IM51	TPGD	Pulse Gobbler De	elay	65	390	ns	See Note 3		


Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to "Inter-Integrated Circuit™ (I²C[™])" (DS70000195) in the "dsPIC33/PIC24 Family Reference Manual". Please see the Microchip web site for the latest "dsPIC33/PIC24 Family Reference Manual" sections.

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).


3: Typical value for this parameter is 130 ns.

4: These parameters are characterized but not tested in manufacturing.

32.4 IPD








© 2013-2016 Microchip Technology Inc.

28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9mm Body [QFN-S] With 0.40 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	Limits	MIN	NOM	MAX		
Number of Pins	N	28				
Pitch	е	0.65 BSC				
Overall Height	A	0.80	0.90	1.00		
Standoff	A1	0.00	0.02	0.05		
Terminal Thickness	A3	0.20 REF				
Overall Width	E	6.00 BSC				
Exposed Pad Width	E2	3.65	3.70	4.70		
Overall Length	D	6.00 BSC				
Exposed Pad Length	D2	3.65	3.70	4.70		
Terminal Width	b	0.23	0.30	0.35		
Terminal Length	L	0.30	0.40	0.50		
Terminal-to-Exposed Pad	K	0.20	-	-		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-124C Sheet 2 of 2