



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	21
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 11x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ev64gm102-e-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

REGISTER 3-2: CORCON: CORE CONTROL REGISTER (CONTINUED)

bit 3	IPL3: CPU Interrupt Priority Level Status bit 3 ⁽²⁾
	1 = CPU Interrupt Priority Level is greater than 7
	0 = CPU Interrupt Priority Level is 7 or less
bit 2	SFA: Stack Frame Active Status bit
	1 = Stack frame is active; W14 and W15 address 0x0000 to 0xFFFF, regardless of DSRPAG and DSWPAG values
	0 = Stack frame is not active; W14 and W15 address of EDS or Base Data Space
bit 1	RND: Rounding Mode Select bit
	1 = Biased (conventional) rounding is enabled
	0 = Unbiased (convergent) rounding is enabled
bit 0	IF: Integer or Fractional Multiplier Mode Select bit
	1 = Integer mode is enabled for DSP multiply
	0 = Fractional mode is enabled for DSP multiply

Note 1: This bit is always read as '0'.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (see Figure 4-5).

Program memory addresses are always word-aligned on the lower word and addresses are incremented or decremented by two during the code execution. This arrangement provides compatibility with the Data Memory Space Addressing and makes data in the program memory space accessible.

4.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33EVXXXGM00X/10X family devices reserve the addresses between 0x000000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at address, 0x000000 of Flash memory, with the actual address for the start of code at address, 0x000002 of Flash memory.

For more information on the Interrupt Vector Tables, see **Section 7.1** "Interrupt Vector Table".



FIGURE 4-5: PROGRAM MEMORY ORGANIZATION

TABLE 4-26: DMAC REGISTER MAP (CONTINUED)

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMALCA	0BF6	I	_	—	_	—	—	—	—	—	—	—	_	LSTCH<3:0>				
DSADRL	0BF8		DSADR<15:0> 0										0000					
DSADRH	0BFA	_	—	_	_	_	_		-	DSADR<23:16> 00								0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-27: PWM REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PTCON	0C00	PTEN	_	PTSIDL	SESTAT	SEIEN	EIPU	SYNCPOL	SYNCOEN	SYNCEN	SYNCSRC2	SYNCSRC1	SYNCSRC0	SEVTPS3	SEVTPS2	SEVTPS1	SEVTPS0	0000
PTCON2	0C02	_		—	—	-	—	_	_	_	_	_	_	_	F	PCLKDIV<2:0	>	0000
PTPER	0C04	PTPER<15:0>										FFF8						
SEVTCMP	0C06									SEVTCM	P<15:0>							0000
MDC	0C0A									MDC<	15:0>							0000
CHOP	0C1A	CHPCLKEN		—	—	-	—	CHOPCLK9	CHOPCLK8	CHOPCLK7	CHOPCLK6	CHOPCLK5	CHOPCLK4	CHOPCLK3	CHOPCLK2	CHOPCLK1	CHOPCLK0	0000
PWMKEY	0C1E	1E PWMKEY<15:0> 00										0000						

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-28: PWM GENERATOR 1 REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON1	0C20	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC1	DTC0	DTCP	_	—	CAM	XPRES	IUE	0000
IOCON1	0C22	PENH	PENL	POLH	POLL	PMOD1	PMOD0	OVRENH	OVRENL	OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC	0000
FCLCON1	0C24	_	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL	CLMOD	FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL	FLTMOD1	FLTMOD0	0000
PDC1	0C26								PDC	1<15:0>								0000
PHASE1	0C28								PHAS	E1<15:0>								0000
DTR1	0C2A	_	_							DTR1	<13:0>							0000
ALTDTR1	0C2C	_	_							ALTDTI	R1<13:0>							0000
TRIG1	0C32								TRGC	MP<15:0>								0000
TRGCON1	0C34	TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0	_	_	_	-	_	_	TRGSTRT5	TRGSTRT4	TRGSTRT3	TRGSTRT2	TRGSTRT1	TRGSTRT0	0000
PWMCAP1	0C38								PWMC	AP1<15:0>								0000
LEBCON1	0C3A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	_	-	_	_	BCH	BCL	BPHH	BPHL	BPLH	BPLL	0000
LEBDLY1	0C3C	_	_		_						LEB<	:11:0>						0000
AUXCON1	0C3E	_	_		—	BLANKSEL3	BLANKSEL2	BLANKSEL1	BLANKSEL0	—	_	CHOPSEL3	CHOPSEL2	CHOPSEL1	CHOPSEL0	CHOPHEN	CHOPLEN	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

4.5 Modulo Addressing

Modulo Addressing mode is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either Data or Program Space (since the Data Pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into Program Space) and Y Data Spaces. Modulo Addressing can operate on any W Register Pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing, since these two registers are used as the SFP and SSP, respectively.

In general, any particular circular buffer can be configured to operate in only one direction, as there are certain restrictions on the buffer start address (for incrementing buffers) or end address (for decrementing buffers), based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers that have a power-of-two length. As these buffers satisfy the start and end address criteria, they can operate in a Bidirectional mode (that is, address boundary checks are performed on both the lower and upper address boundaries).

4.5.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 4-1).

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).

4.5.2 W ADDRESS REGISTER SELECTION

The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags, as well as a W register field to specify the W Address registers. The XWM and YWM fields select the registers that operate with Modulo Addressing:

- If XWM = 1111, X RAGU and X WAGU Modulo Addressing is disabled
- If YWM = 1111, Y AGU Modulo Addressing is disabled

The X Address Space Pointer W register (XWM) to which Modulo Addressing is to be applied is stored in MODCON<3:0> (see Table 4-1). Modulo Addressing is enabled for X Data Space when XWM is set to any value other than '1111' and the XMODEN bit (MODCON<15>) is set

The Y Address Space Pointer W register (YWM) to which Modulo Addressing is to be applied is stored in MODCON<7:4>. Modulo Addressing is enabled for Y Data Space when YWM is set to any value other than '1111' and the YMODEN bit (MODCON<14>) is set.

Figure 4-15 shows an example of Modulo Addressing operation.

Note: Y Data Space Modulo Addressing EA calculations assume word-sized data (LSb of every EA is always clear).



FIGURE 4-15: MODULO ADDRESSING OPERATION EXAMPLE

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE
bit 15							bit 8
R/W-0	R-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	_
bit 7							bit 0
Legend:		HC = Hardwa	re Clearable bi	it			
R = Readable	bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unk	nown
bit 15	NSTDIS: Int	errupt Nesting	Disable bit				
	1 = Interrupt	nesting is disa	abled				
b :# 4.4		nesting is ena					
DIL 14	1 = Tran way	s caused by ov	verflow of Accur	mulator A			
	0 = Trap wa	s not caused by	y overflow of A	ccumulator A			
bit 13	OVBERR: A	ccumulator B (Overflow Trap I	Flag bit			
	1 = Trap was	s caused by ov	verflow of Accu	mulator B			
h # 10	0 = Irap was	s not caused by	y overflow of A	Councilator B	laa hit		
DIL 12	1 = Tran way	Accumulator A	Catastrophic over	Overnow Trap F	lag bil lator A		
	0 = Trap was	s not caused by	y catastrophic over	overflow of Accu	imulator A		
bit 11	COVBERR:	Accumulator E	3 Catastrophic	Overflow Trap F	lag bit		
	1 = Trap was 0 = Trap was	s caused by ca s not caused b	tastrophic over y catastrophic o	flow of Accumu	lator B ımulator B		
bit 10	OVATE: Acc	umulator A Ov	erflow Trap En	able bit			
	1 = Trap ove 0 = Trap is c	erflow of Accun lisabled	nulator A				
bit 9	OVBTE: Acc	cumulator B Ov	/erflow Trap Er	able bit			
	1 = Trap ove 0 = Trap is c	erflow of Accun lisabled	nulator B				
bit 8	COVTE: Ca	tastrophic Over	rflow Trap Enal	ble bit			
	1 = Trap on 0 = Trap is c	catastrophic ov lisabled	verflow of Accu	mulator A or B i	s enabled		
bit 7	SFTACERR	: Shift Accumu	lator Error Stat	us bit			
	1 = Math err 0 = Math err	or trap was car or trap was car	used by an inva used by an inva	alid accumulator alid accumulator	shift shift		
bit 6	DIV0ERR: D	ivide-by-Zero	Error Status bit				
	1 = Math err 0 = Math err	or trap was car or trap was no	used by a divid t caused by a c	e-by-zero livide-by-zero			
bit 5	DMACERR:	DMAC Trap F	lag bit				
	1 = DMAC t	rap has occurre	ed				
hit 4		Math Error Sto	tus bit				
	1 = Math err	or tran has occ	curred				
	0 = Math err	or trap has not	occurred				

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

© 2013-2016 Microchip Technology Inc.

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
DMT	_	—	_	_	—	—	—		
bit 15					·		bit 8		
U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
—	—	DAE	DOOVR	—	—	—	—		
bit 7							bit 0		
Legend:									
R = Readable bit		W = Writable	bit	U = Unimple	mented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cle	eared	x = Bit is unki	nown		
bit 15	DMT: Deadm	an Timer (Soft) Trap Status b	bit					
	1 = Deadmar	i Timer trap ha	s occurred						
	0 = Deadmar	i Timer trap ha	s not occurred	1					
bit 14-6	Unimplemen	ted: Read as	'0'						
bit 5	DAE: DMA A	ddress Error S	oft Trap Status	s bit					
	1 = DMA add	ress error soft	trap has occur	rred					
	0 = DMA add	ress error soft	trap has not o	ccurred					
bit 4	DOOVR: DO	Stack Overflow	/ Soft Trap Sta	tus bit					
	1 = DO stack	overflow soft tr	ap has occurr	ed					
	0 = DO stack	overflow soft tr	ap has not oc	curred					
bit 3-0	Unimplemen	ted: Read as	'0'						

REGISTER 7-5: INTCON3: INTERRUPT CONTROL REGISTER 3

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	—	—	—	—	—		
bit 15		<u> </u>				•	bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	R-0, HS, SC	R-0, HS, SC		
		—	—	—		ECCDBE ⁽¹⁾	SGHT		
bit 7							bit 0		
Legend:		HS = Hardwar	e Settable bit	SC = Softwa	re Clearable bi	t			
R = Readable	bit	W = Writable b	bit	U = Unimplemented bit, read as '0'					
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown		

REGISTER 7-6: INTCON4: INTERRUPT CONTROL REGISTER 4

bit 15-2	Unimplemented: Read as '0'
bit 1	ECCDBE: ECC Double-Bit Error Trap bit ⁽¹⁾
	 1 = ECC double-bit error trap has occurred 0 = ECC double-bit error trap has not occurred
bit 0	SGHT: Software-Generated Hard Trap Status bit
	 1 = Software-generated hard trap has occurred 0 = Software-generated hard trap has not occurred

Note 1: ECC double-bit error causes a generic hard trap.

R/S-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
FORCE ⁽¹⁾	—	—	—	—	—	—	—					
bit 15							bit 8					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
IRQSEL7	IRQSEL6	IRQSEL5	IRQSEL4	IRQSEL3	IRQSEL2	IRQSEL1	IRQSEL0					
bit 7							bit 0					
Legend:		S = Settable b	bit									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'						
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown					
DIT 15	 FORCE: Force DMA Transfer bit⁽¹⁾ 1 = Forces a single DMA transfer (Manual mode) 0 = Automatic DMA transfer initiation by DMA request 											
bit 14-8	Unimplemen	ted: Read as ')′									
bit 7-0	IRQSEL<7:0: 01000110 = 00100101 = 00100010 = 00100001 = 00011111 = 00011110 = 00011010 = 00011010 = 00001100 = 00001100 = 00001001 = 00001010 = 00001000 =	>: DMA Periphe TX data reques Input Capture 4 Input Capture 3 RX data ready SPI2 transfer d UART2 Transn UART2 Receiv Timer5 (TMR5) Timer4 (TMR4) Output Compar Output Compar ADC1 convert UART1 Transn UART1 Receiv SPI1 transfer d Timer3 (TMR3)	eral IRQ Num st (CAN1) ⁽²⁾ 4 (IC4) 3 (IC3) (CAN1) one (SPI2) hitter (UART2 ⁻ er (UART2RX) re 4 (OC4) re 3 (OC3) done (ADC1) hitter (UART1 ⁻ er (UART1RX one (SPI1)	tx) () ()								
	00000000 = Timers (TMRS) 00000111 = Timer2 (TMR2) 00000110 = Output Compare 2 (OC2) 00000010 = Input Capture 2 (IC2) 00000010 = Output Compare 1 (OC1) 00000001 = Input Capture 1 (IC1) 00000000 = External Intervent 0 (INT0)											

Note 1: The FORCE bit cannot be cleared by user software. The FORCE bit is cleared by hardware when the forced DMA transfer is complete or the channel is disabled (CHEN = 0).

2: This select bit is only available on dsPIC33EVXXXGM10X devices.

9.1 CPU Clocking System

The dsPIC33EVXXXGM00X/10X family of devices provides the following six system clock options:

- Fast RC (FRC) Oscillator
- FRC Oscillator with Phase-Locked Loop (PLL)
- FRC Oscillator with Postscaler
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- Low-Power RC (LPRC) Oscillator

For instruction execution speed or device operating frequency, FCY, see Equation 9-1.

EQUATION 9-1: DEVICE OPERATING FREQUENCY

FCY = FOSC/2

Figure 9-2 provides the block diagram of the PLL module.

Equation 9-2 provides the relationship between input frequency (FIN) and output frequency (FOSC).

Equation 9-3 provides the relationship between input frequency (FIN) and VCO frequency (FSYS).



EQUATION 9-2: Fosc CALCULATION

$$FOSC = FIN \times \left(\frac{M}{N1 \times N2}\right) = FIN \times \left(\frac{(PLLDIV < 8:0 > + 2)}{(PLLPRE < 4:0 > + 2) \times 2(PLLPOST < 1:0 > + 1)}\right)$$

Where: *N*1 = *PLLPRE*<4:0> + 2 *N*2 = 2 x (*PLLPOST*<1:0> + 1) *M* = *PLLDIV*<8:0> + 2

EQUATION 9-3: Fvco CALCULATION

$$FSYS = FIN \times \left(\frac{M}{N1}\right) = FIN \times \left(\frac{(PLLDIV < 8:0 > + 2)}{(PLLPRE < 4:0 > + 2)}\right)$$

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—		—	—	—	—	—	—		
bit 15							bit 8		
r									
R-0, HC	R-0, HC	R-0, HC	U-0	U-0	U-0	U-0	R-0		
BAD1	BAD2	DMTEVENT	—	—	—	_	WINOPN		
bit 7							bit 0		
F							_		
Legend:		HC = Hardware	Clearable bit						
R = Readable	e bit	W = Writable bi	t	U = Unimple	mented bit, re	ad as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unknown			
bit 15-8	Unimpleme	nted: Read as '0'							
bit 7	BAD1: Dead	dman Timer Bad S	STEP1<7:0> \	/alue Detect bit	t				
	1 = Incorrect	t STEP1<7:0> val	ue was detect	ted					
	0 = Incorrect	t STEP1<7:0> val	ue was not de	etected					
bit 6	BAD2: Dead	Iman Timer Bad S	STEP2<7:0> \	/alue Detect bit	t				
	1 = Incorrect	t STEP2<7:0> val	ue was detect	ted					
hit E		boodmon Timor		elecieu					
DIL 5		Deauman niner	Eveni bil	ountor ovnirod	or bad STED	1<7.0> or STE			
	⊥ – Deauma was ent	ered prior to coun	iter increment)	OF DAU STEF	1~7.02 01 31 E			
	0 = Deadma	an Timer event wa	as not detecte	, d					
bit 4-1	Unimpleme	nted: Read as '0'							
bit 0	WINOPN: D	eadman Timer Cl	ear Window b	it					
	1 = Deadma	n Timer clear win	dow is open						
	0 = Deadma	n Timer clear win	dow is not ope	en					

REGISTER 14-4: DMTSTAT: DEADMAN TIMER STATUS REGISTER



dsPIC33EVXXXGM00X/10X FAMILY

REGISTER 17-18: AUXCONx: PWMx AUXILIARY CONTROL REGISTER

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—	—	BLANKSEL3	BLANKSEL2	BLANKSEL1	BLANKSEL0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	CHOPSEL3	CHOPSEL2	CHOPSEL1	CHOPSEL0	CHOPHEN	CHOPLEN
bit 7							bit 0

Legend:				
R = Readab	le bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value a	t POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15-12	Unimpleme	ented: Read as '0'		
bit 11-8	BLANKSEL	-<3:0>: PWMx State Blan	k Source Select bits	
	The selectenthe BCH an 1001 = Res	d state blank signal will bl d BCL bits in the LEBCO erved	ock the current-limit and/or Fa Nx register).	ult input signals (if enabled through
	•			
	•			
	0100 = Res 0011 = PW 0010 = PW 0001 = PW 0000 = Nos	erved M3H is selected as the st M2H is selected as the st M1H is selected as the st state blanking	ate blank source ate blank source ate blank source	
bit 7-6	Unimpleme	ented: Read as '0'		
bit 5-2	CHOPSEL<	3:0>: PWMx Chop Clock	Source Select bits	
	The selecte	d signal will enable and d erved	isable (Chop) the selected PW	/Mx outputs.
	•			
	•			
	0100 = Res	erved		
	0011 = PW 0010 = PW	M3H is selected as the cr M2H is selected as the cr	top clock source	
	0001 = PW	M1H is selected as the cl	nop clock source	
	0000 = Chc	p clock generator is sele	cted as the chop clock source	
bit 1	CHOPHEN:	PWMxH Output Choppin	ng Enable bit	
	1 = PWMxH 0 = PWMxH	I chopping function is ena I chopping function is disa	abled abled	
bit 0	CHOPLEN:	PWMxL Output Choppin	g Enable bit	
	1 = PWMxL 0 = PWMxL	chopping function is ena chopping function is disa	bled abled	

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN ⁽²) СКР	MSTEN	SPRE2 ⁽³⁾	SPRE1 ⁽³⁾	SPRE0 ⁽³⁾	PPRE1 ⁽³⁾	PPRE0 ⁽³⁾
bit 7							bit 0
Legend:							
R = Reada	ble bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	IOWN
			- 1				
DIT 15-13	Unimplemen	ted: Read as					
DIT 12	DISSCK: DIS	able SCKX Pin	DIT (SPI Maste	tions as I/O)		
	0 = Internal S	PI clock is usa	bled, pin func	10115 85 1/0			
bit 11	DISSDO: Dis	able SDOx Pin	bit				
	1 = SDOx pin	is not used by	the module; p	oin functions a	s I/O		
	0 = SDOx pin	is controlled b	y the module				
bit 10	MODE16: Wo	ord/Byte Comm	unication Sele	ect bit			
	1 = Communi	ication is word-	wide (16 bits)				
hit 0		ata Input Sam	vide (o bits)				
DIL 9	Master mode	ata input Sainp	ne Fridse bil				
	1 = Input data	<u>.</u> a is sampled at	the end of dat	ta output time			
	0 = Input data	a is sampled at	the middle of	data output tin	ne		
	Slave mode:			n Clava mada			
hit Q		dao Soloct bit	3PIX IS USED I 1)	n Slave mode.			
DILO	1 = Serial out	nut data chanc	, les on transitio	on from active	clock state to Id	le clock state (r	efer to hit 6)
	0 = Serial out	put data chang	es on transitio	on from Idle clo	ock state to activ	/e clock state (r	efer to bit 6)
bit 7	SSEN: Slave	Select Enable	bit (Slave mod	de) ⁽²⁾			
	$1 = \overline{SSx}$ pin is	s used for Slave	e mode				
	0 = SSx pin is	s not used by th	ne module; pin	is controlled I	by port function		
bit 6	CKP: Clock F	Polarity Select b	pit				
	1 = Idle state	for clock is a h	igh level; active w level: active	e state is a lov	N level h level		
bit 5	MSTEN: Mas	ter Mode Enab	le bit	o clato lo a mg			
	1 = Master m	ode					
	0 = Slave mo	de					
Note 1:	The CKE bit is not	used in Frame	d SPI modes	Program this	bit to '0' for Fran	ned SPI modes	3
	(FRMEN = 1).			ogiani uno			-
2:	This bit must be cl	eared when FF	RMEN = 1.				
0-	Do not oot both and	manuel a			a af 1.1		

REGISTER 18-2: SPIxCON1: SPIx CONTROL REGISTER 1

3: Do not set both primary and secondary prescalers to the value of 1:1.

NOTES:

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
_		FBP5	FBP4	FBP3	FBP2	FBP1	FBP0
bit 15	÷	·				·	bit 8
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
	—	FNRB5	FNRB4	FNRB3	FNRB2	FNRB1	FNRB0
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13-8	FBP<5:0>: F	IFO Buffer Poir	nter bits				
	011111 = RE	331 buffer					
	011110 = RE	330 buffer					
	•						
	•						
	000001 = TF	RB1 buffer					
	000000 = TF	RB0 buffer					
bit 7-6	Unimplemen	ted: Read as '	0'				
bit 5-0	FNRB<5:0>:	FIFO Next Rea	ad Buffer Poin	iter bits			
	011111 = RE	331 buffer					
	011110 = RE	330 buffer					
	•						
	•						
	000001 = TF	RB1 buffer					
	000000 = TF	RB0 buffer					

REGISTER 22-5: CxFIFO: CANx FIFO STATUS REGISTER

Bit Field	Register	Description
BWRP	FSEC	Boot Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected
BSS<1:0>	FSEC	Boot Segment Code Flash Protection Level bits 11 = No protection (other than BWRP write protection) 10 = Standard security 0x = High security
BSEN	FSEC	Boot Segment Control bit 1 = No Boot Segment 0 = Boot Segment size is determined by BSLIM<12:0>
GWRP	FSEC	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected
GSS<1:0>	FSEC	General Segment Code Flash Protection Level bits 11 = No protection (other than GWRP write protection) 10 = Standard security 0x = High security
CWRP	FSEC	Configuration Segment Write-Protect bit 1 = Configuration Segment is not write-protected 0 = Configuration Segment is write-protected
CSS<2:0>	FSEC	Configuration Segment Code Flash Protection Level bits 111 = No protection (other than CWRP write protection) 110 = Standard security 10x = Enhanced security 0xx = High security
AIVTDIS	FSEC	Alternate Interrupt Vector Table Disable bit 1 = Disables AIVT 0 = Enables AIVT
BSLIM<12:0>	FBSLIM	Boot Segment Code Flash Page Address Limit bits Contains the page address of the first active General Segment page. The value to be programmed is the inverted page address, such that programming additional '0's can only increase the Boot Segment size. For example, $0 \times 1 FFD = 2$ pages or 1024 instruction words.
FNOSC<2:0>	FOSCSEL	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) Oscillator with Postscaler 110 = Internal Fast RC (FRC) Oscillator with Divide-by-16 101 = LPRC Oscillator 100 = Reserved 011 = Primary (XT, HS, EC) Oscillator with PLL 010 = Primary (XT, HS, EC) Oscillator 001 = Internal Fast RC (FRC) Oscillator with PLL 000 = FRC Oscillator
IESO	FOSCSEL	 Two-Speed Oscillator Start-up Enable bit 1 = Starts up device with FRC, then automatically switches to the user-selected oscillator source when ready 0 = Starts up device with user-selected oscillator source
POSCMD<1:0>	FOSC	Primary Oscillator Mode Select bits 11 = Primary Oscillator is disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode

TABLE 27-2: dsPIC33EVXXXGM00X/10X CONFIGURATION BITS DESCRIPTION





FIGURE 30-11: HIGH-SPEED PWMx MODULE TIMING CHARACTERISTICS



TABLE 30-29: HIGH-SPEED PWMx MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standa (unless Operatin	rd Opera otherwis ng tempe	ting Con se stated rature	ditions: I) 40°C ≤ T, 40°C ≤ T,	4.5V to 5.5V A ≤ +85°C for Industrial A ≤ +125°C for Extended
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions
MP10	TFPWM	PWMx Output Fall Time	—		_	ns	See Parameter DO32
MP11	TRPWM	PWMx Output Rise Time	—	_	_	ns	See Parameter DO31
MP20	TFD	Fault Input ↓ to PWMx I/O Change	_		15	ns	
MP30	Tfh	Fault Input Pulse Width	15			ns	

Note 1: These parameters are characterized but not tested in manufacturing.



FIGURE 30-18: SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING CHARACTERISTICS

34.2 Package Details

The following sections give the technical details of the packages.

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dim	nension Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	e		.100 BSC	
Top to Seating Plane	А	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	_	_	.430

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

SPI2 Slave Mode (Full-Duplex, CKE = 1, CKP = 0. SMP = 0)	
SPI2 Slave Mode (Full-Duplex, CKE = 1,	
CKP = 1, SMP = 0)	
Timer1-Timer5 External Clock	
UARTx I/O	
U	
UART	

Control Registers	
Helpful Tips	
Universal Asynchronous Receiver	
Transmitter (UART)	
Universal Asynchronous Receiver Transmitter. Se	e UART.
User OTP Memory	324

v	
v	

Voltage Regulator (On-Chip)	324
W	
Watchdog Timer (WDT)	7, 325
Programming Considerations	325
WWW Address	493
WWW, On-Line Support	11