

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	35
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 24x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ev64gm104-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.5 ICSP Pins

The PGECx and PGEDx pins are used for ICSP and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not exceeding 100 Ohms.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin Voltage Input High (VIH) and Voltage Input Low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] PICkit[™] 3, MPLAB ICD 3 or MPLAB REAL ICE[™].

For more information on MPLAB ICD 2, ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site (www.microchip.com).

- "Using MPLAB[®] ICD 3" (poster) (DS51765)
- *"MPLAB[®] ICD 3 Design Advisory"* (DS51764)
- "MPLAB[®] REAL ICE[™] In-Circuit Emulator User's Guide" (DS51616)
- "Using MPLAB[®] REAL ICE™ In-Circuit Emulator" (poster) (DS51749)

2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator. For more information, see **Section 9.0 "Oscillator Configuration"**.

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed as shown in Figure 2-3.

FIGURE 2-3: SUGGESTED PLACEMENT OF THE OSCILLATOR



2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to 5 MHz < FIN < 13.6 MHz to comply with device PLL start-up conditions. This intends that, if the external oscillator frequency is outside this range, the application must start up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLFBD, to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source.

Note: Clock switching must be enabled in the device Configuration Word.

2.8 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state.

Alternatively, connect a 1k to 10k resistor between Vss and unused pins, and drive the output to logic low.



FIGURE 4-4:

TABLE 4-39: PORTD REGISTER MAP FOR dsPIC33EVXXXGMX06 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISD	0E3C	_	—	—	_	_	_	—	TRISD8	—	TRISE	0<6:5>	—	—	—	_	—	0160
PORTD	0E3E	_	_	_	_	_	_	_	RD8	_	RD<	:6:5>	_	_	_	_	_	xxxx
LATD	0E40	_	_	_	_	_	_	_	LATD8	_	LATD	<6:5>	_	_	_	_	_	xxxx
ODCD	0E42	_	_	_	_	_	_	_	ODCD8	_	ODCE	0<6:5>	_	_	_	_	_	0000
CNEND	0E44	_	_	_	_	_	_	_	CNIED8	_	CNIE	0<6:5>	_	_	_	_	_	0000
CNPUD	0E46	_	_	_	_	_	_	_	CNPUD8	_	CNPU	D<6:5>	_	_	_	_	_	0000
CNPDD	0E48	_	—	_	_	_	_	_	CNPDD8	—	CNPD	D<6:5>	—	—	_	_	—	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-40: PORTE REGISTER MAP FOR dsPIC33EVXXXGMX06 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISE	0E50		TRISE<15:12>				—	—	—	—	_	—	—	_	_	—	—	F000
PORTE	0E52		RE<15:12>				—	—	—	—	—			—	—	—	—	xxxx
LATE	0E54		LATE<15:12>				—	—	—	—	—			—	—	—	—	xxxx
ODCE	0E56		ODCE<15:12>				_	_	_	—	—	_	_	_	_	_	_	0000
CNENE	0E58		CNIEE<15:12>				_	_	_	—	—	_	_	_	_	_	_	0000
CNPUE	0E5A	CNPUE<15:12>			_	_	_	_	—	—	_	_	_	_	_	_	0000	
CNPDE	0E5C	CNPDE<15:12>				_	_	_	_	_	_	_	_	_	—	_	0000	
ANSELE	0E5E	ANSE<15:12>			_	—	—	—	—	—	_	_	_	_	—	—	F000	

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

11-0	11-0	11-0	11-0	11-0	11-0	11-0	R/W-0		
0-0			0-0	0-0	0-0	0-0			
	_	_	_		_		PLLDIV8		
bit 15							bit 8		
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0		
			PLLDI	V<7:0>					
bit 7							bit 0		
I									
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit. read	l as '0'			
-n = Value at l	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	Bit is unknown		
				0 200000					
bit 15_0	Unimplemen	ted: Read as '	n'						
						(t) = (; =)			
DIT 8-0	PLLDIV<8:0>	: PLL Feedbac	K Divisor dits	(also denoted	as 'M', PLL mul	itiplier)			
	111111111 =	= 513							
	•								
	•								
	•								
	000110000 =	= 50 (default)							
	•								
	•								
	•								
	00000010=	= 4							
	00000001 =	= 3							
	00000000000	= 2							

REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER⁽¹⁾

Note 1: This register is reset only on a Power-on Reset (POR).

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC2R7	IC2R6	IC2R5	IC2R4	IC2R3	IC2R2	IC2R1	IC2R0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC1R7	IC1R6	IC1R5	IC1R4	IC1R3	IC1R2	IC1R1	IC1R0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown
bit 15-8 bit 7-0	IC2R<7:0>: A (see Table 11 10110101 = 00000001 = 00000000 = IC1R<7:0>: A (see Table 11 10110101 = 00000001 = 00000001 =	Assign Input Ca -2 for input pin Input tied to CI Input tied to CI Input tied to Vs Assign Input Ca -2 for input pin Input tied to CI Input tied to CI Input tied to Vs	apture 2 (IC2) selection nur PI181 MP1 SS apture 1 (IC1) selection nur PI181 MP1 SS	to the Corresp mbers) to the Corresp mbers)	onding RPn Piı	n bits	

REGISTER 11-4: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC4R7	IC4R6	IC4R5	IC4R4	IC4R3	IC4R2	IC4R1	IC4R0
bit 15	÷					·	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC3R7	IC3R6	IC3R5	IC3R4	IC3R3	IC3R2	IC3R1	IC3R0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	x = Bit is unkr	nown	
bit 15-8 bit 7-0	IC4R<7:0>: / (see Table 11 10110101 =	Assign Input Ca -2 for input pin Input tied to CI Input tied to CI Input tied to Vs Assign Input Ca -2 for input pin Input tied to CI Input tied to CI Input tied to Vs	apture 4 (IC4) selection nur PI181 MP1 ss apture 3 (IC3) selection nur PI181 MP1 ss	to the Corresp nbers) to the Corresp nbers)	onding RPn Pir	n bits	

REGISTER 11-5: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SENT	1R<7:0>			
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_	_	—	_	—	
bit 7	·	•					bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
L							
bit 15-8	SENT1R<7:0	>: Assign SEN	T Module Inp	out 1 to the Corr	esponding RP	n Pin bits	
	(see Table 11	-2 for input pin	selection nur	nbers)			
	10110101 =	Input tied to RF	PI181				
	•						
	•						
	•						
	0000001=	Input tied to CI	MP1				
	00000000 =	Input tied to Vs	SS				
bit 7-0	Unimplemen	ted: Read as '	0'				

REGISTER 11-16: RPINR44: PERIPHERAL PIN SELECT INPUT REGISTER 44

REGISTER 11-17: RPINR45: PERIPHERAL PIN SELECT INPUT REGISTER 45

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SENT2	2R<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-8	Unimplemen	ted: Read as ')'				
bit 7-0	SENT2R<7:0 (see Table 11	 >: Assign SEN -2 for input pin 	T Module Inpo selection num	ut 2 to the Corr bers)	responding RPn	Pin bits	
	10110101 =	Input tied to RF	91181				
	•						
	•						
	• 00000001 = 00000000=	Input tied to CM	/IP1 3				

REGISTER 18-2: SPIxCON1: SPIx CONTROL REGISTER 1 (CONTINUED)

- bit 4-2 SPRE<2:0>: Secondary Prescale bits (Master mode)⁽³⁾
 - 111 = Secondary prescale 1:1
 - 110 = Secondary prescale 2:1

 - 000 = Secondary prescale 8:1
- bit 1-0 PPRE<1:0>: Primary Prescale bits (Master mode)⁽³⁾
 - 11 = Primary prescale 1:1
 - 10 = Primary prescale 4:1
 - 01 = Primary prescale 16:1
 - 00 = Primary prescale 64:1
- Note 1: The CKE bit is not used in Framed SPI modes. Program this bit to '0' for Framed SPI modes (FRMEN = 1).
 - 2: This bit must be cleared when FRMEN = 1.
 - **3:** Do not set both primary and secondary prescalers to the value of 1:1.

21.2 UART Control Registers

REGISTER 21-1: UxMODE: UARTx MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0						
UARTEN	(1)	USIDL	IREN ⁽²⁾	RTSMD	_	UEN1	UEN0						
bit 15							bit 8						
R/W-0, H	C R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL						
bit 7							bit 0						
-													
Legend:		HC = Hardwar	re Clearable bit										
R = Reada	ible bit	W = Writable bit $U = Unimplemented bit, read as '0'$											
-n = Value	at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown												
bit 15	UARTEN: U. 1 = UARTx 0 = UARTx is minim	 UARTEN: UARTx Enable bit⁽¹⁾ 1 = UARTx is enabled; all UARTx pins are controlled by UARTx as defined by UEN<1:0> 0 = UARTx is disabled; all UARTx pins are controlled by PORT latches; UARTx power consumption is minimal 											
bit 14	Unimpleme	nted: Read as 'o)'										
bit 13	USIDL: UAR	USIDL: UARTx Stop in Idle Mode bit											
	1 = Disconti 0 = Continu	 1 = Discontinues module operation when the device enters Idle mode 0 = Continues module operation in Idle mode 											
bit 12	IREN: IrDA [®] 1 = IrDA end 0 = IrDA end	⁹ Encoder and Decoder and de	ecoder Enable k ler are enabled ler are disabled	_{Dit} (2)									
bit 11	RTSMD: Mo	de Selection for	UxRTS Pin bit										
	$1 = \frac{UxRTS}{UxRTS}$	pin is in Simplex pin is in Flow Co	mode mtrol mode										
bit 10	Unimpleme	nted: Read as 'o)'										
bit 9-8	UEN<1:0>: 0 11 = UxTX, 10 = UxTX, 01 = UxTX, 00 = UxTX a PORT	UARTx Pin Enab UxRX and BCLK UxRX, UxCTS a UxRX and UxRT and UxRX pins a latches	ole bits fx p <u>ins are</u> enab nd UxRTS pins S pins are enab are enabled and	led and used; are enabled a led and <u>used;</u> I used; UxCTS	UxCTS pin is c nd used ⁽⁴⁾ UxCT <u>S pin is c</u> and UxRTS/E	controlled by P controlled by P 3CLKx pins ar	ORT latches ⁽³⁾ ORT latches ⁽⁴⁾ e controlled by						
bit 7	WAKE: UAR	Tx Wake-up on	Start bit Detect	During Sleep I	Mode Enable b	bit							
	1 = UARTx in hardw 0 = Wake-up	 1 = UARTx continues to sample the UxRX pin; interrupt is generated on the falling edge, bit is cleared in hardware on the following rising edge 0 = Wake-up is not enabled 											
bit 6	LPBACK: U	LPBACK: UARTx Loopback Mode Select bit											
	1 = Loopbac 0 = Loopbac	ck mode is enab ck mode is disab	led led										
Note 1:	Refer to "Univer <i>"dsPIC33/PIC24</i> transmit operation	sal Asynchron Family Referenc	ous Receiver	Transmitter (Information on e	UART)" (DS7 enabling the U	0000582) in th ART module fo	e or receive or						
2:	This feature is on	is feature is only available for the 16x BRG mode (BRGH = 0).											
3:	This feature is on	iv available on 4	4-pin and 64-pi	n devices.									

4: This feature is only available on 64-pin devices.

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0				
_		ТХВО	TXBP	RXBP	TXWAR	RXWAR	EWARN				
bit 15			1	ı	I	1	bit 8				
R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0				
IVRIF	WAKIF	ERRIF	—	FIFOIF	RBOVIF	RBIF	TBIF				
bit 7							bit 0				
		0		1							
Legena:	hit.	C = Writable t	Dit, but only 'U	can be writte	n to clear the bit						
R = Reauable		vv = vvritable	DIL	$0^{\circ} = 0^{\circ}$	mented bit, read	ras ∪ v = Bitis unkr					
	OK	I - DILIS SEL			eareu		IOWIT				
bit 15-14	Unimplemen	ted: Read as '	o'								
bit 13	TXBO: Transi	mitter in Error S	State Bus Off	bit							
	1 = Transmitte	er is in Bus Off	state								
	0 = Transmitte	er is not in Bus	Off state								
bit 12	TXBP: Transr	mitter in Error S	State Bus Pas	sive bit							
	1 = Transmitter is in Bus Passive state 0 = Transmitter is not in Bus Passive state										
bit 11	RXBP: Receiver in Error State Bus Passive bit										
	1 = Receiver is in Bus Passive state										
	0 = Receiver is not in Bus Passive state										
bit 10	TXWAR: Transmitter in Error State Warning bit										
	1 = Transmitte 0 = Transmitte	er is in Error W er is not in Erro	arning state or Warning sta	te							
bit 9	RXWAR: Rec	eiver in Error S	State Warning	bit							
	1 = Receiver i 0 = Receiver i	is in Error Warı is not in Error V	ning state Varning state								
bit 8	EWARN: Trar	nsmitter or Rec	eiver in Error	State Warning	ı bit						
	1 = Transmitte 0 = Transmitte	er or receiver is er or receiver is	s in Error War s not in Error \	ning state Narning state							
bit 7	IVRIF: Invalid	Message Inter	rrupt Flag bit								
	1 = Interrupt r 0 = Interrupt r	equest has occored and the request has not	curred t occurred								
bit 6	WAKIF: Bus \	Vake-up Activi	ty Interrupt Fla	ag bit							
	1 = Interrupt r	equest has occ	curred	•							
	0 = Interrupt request has not occurred										
bit 5	ERRIF: Error Interrupt Flag bit (multiple sources in CxINTF<13:8> register)										
	1 = Interrupt r	equest has occ equest has not	curred								
bit 4	Unimplement	ted: Read as '	0'								
bit 3	FIFOIF: FIFO	Almost Full In	- terrupt Flag bi	it							
	1 = Interrupt r	equest has occ	curred								
	0 = Interrupt r	request has not	occurred								
bit 2	RBOVIF: RX	Buffer Overflow	v Interrupt Fla	ig bit							
	1 = Interrupt r 0 = Interrupt r	equest has occ equest has not	curred t occurred								

REGISTER 22-6: CXINTF: CANX INTERRUPT FLAG REGISTER

File Name	Address	Device Memory Size (Kbytes)	Bits 23-16	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
FDMTINTVL	0057AC	32																	
	00ABAC	64											45.0						
	0157AC	128	_									DIVITIVIS	\$15:0>						
	02ABAC	256																	
FDMTINTVH	0057B0	32																	
	00ABB0	64											04.40						
	0157B0	128	_									DIVITIVIS	31:16>						
	02ABB0	256																	
FDMTCNTL	0057B4	32																	
	00ABB4	64										DMTONIT	-45-05						
	0157B4	128	_									DIVITCINT	<15:0>						
	02ABB4	256																	
FDMTCNTH	0057B8	32																	
	00AB8	64										DMTONIT	-04-40-						
	0157B8	128	_									DIVITCINT<	31:16>						
	02ABB8	256																	
FDMT	0057BC	32																	
	00ABBC	64																	DIATEN
	0157BC	128	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	DMITEN
	02ABBC	256																	
FDEVOPT	0057C0	32																	
	00ABC0	64															D (2)		
	0157C0	128	_	_	_	_	_	_	_	_	_	_	_	_	_	ALTI2C1	Reserved-	—	PWWLOCK
	02ABC0	256																	
FALTREG	0057C4	32													•				
	00ABC4	64																	
	0157C4	128	—	_	_	_	-	—	_	_	—	_		CTXT2<2:0>		_	(UIXI1<2:0>	
	02ABC4	256																	

CONFIGURATION WORD DECISTED MAD (CONTINUED) ~ ~ 4

Legend: — = unimplemented, read as '1'.

Note 1: This bit is reserved and must be programmed as '0'.
2: This bit is reserved and must be programmed as '1'.

TABLE 30-4: DC	TEMPERATURE AND VOLTAGE SPECIFICATIONS
----------------	--

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions (see Note 3): 4.5V to 5.5V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No. Symbol Characteristic		Min.	Тур. ⁽¹⁾	Max.	Units	Conditions		
Operati	ng Voltag	6						
DC10	Vdd	Supply Voltage ⁽³⁾	VBOR	_	5.5	V		
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.8	_		V		
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	_	_	Vss	V		
DC17	SVDD	VDD Rise Rate to Ensure Internal Power-on Reset Signal	1.0	_	_	V/ms	0V-5.0V in 5 ms	
DC18	VCORE	VDD Core Internal Regulator Voltage	1.62	1.8	1.98	V	Voltage is dependent on load, temperature and VDD	

Note 1: Data in "Typ." column is at 5.0V, +25°C unless otherwise stated.

2: This is the limit to which VDD may be lowered without losing RAM data.

3: VDD voltage must remain at Vss for a minimum of 200 μ s to ensure POR.

TABLE 30-5: FILTER CAPACITOR (CEFC) SPECIFICATIONS

$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated):} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$									
Param No.	Param No.SymbolCharacteristicsMin.Typ.Max.UnitsComments								
	Cefc	External Filter Capacitor Value ⁽¹⁾	4.7	10	_	μF	Capacitor must have a low series resistance (< 1Ω)		

Note 1: Typical VCAP Voltage = 1.8 volts when VDD \ge VDDMIN.









TABLE 30-26: INPUT CAPTURE x (ICx) TIMING REQUIREMENTS

AC CHARACTERISTICS			$ \begin{array}{l} \mbox{Standard Operating Conditions: 4.5V to 5.5V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array} $						
Param. No. Symbol Characteristics ⁽¹⁾			Min.	Max.	Units	Conditions			
IC10	TCCL	ICx Input Low Time	Greater of: 12.5 + 25 or (0.5 Tcy/N) + 25		ns	Must also meet Parameter IC15			
IC11	ТссН	ICx Input High Time	Greater of: 12.5 + 25 or (0.5 Tcy/N) + 25	—	ns	Must also meet Parameter IC15	N = Prescaler Value (1, 4, 16)		
IC15	TCCP	ICx Input Period	Greater of: 25 + 50 or (1 Tcy/N) + 50		ns				

Note 1: These parameters are characterized but not tested in manufacturing.





FIGURE 30-11: HIGH-SPEED PWMx MODULE TIMING CHARACTERISTICS



TABLE 30-29: HIGH-SPEED PWMx MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 4.5V to 5.5V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min. Typ. Max. Units Conditions				Conditions
MP10	TFPWM	PWMx Output Fall Time	—		_	ns	See Parameter DO32
MP11	TRPWM	PWMx Output Rise Time	—	_	_	ns	See Parameter DO31
MP20	TFD	Fault Input ↓ to PWMx I/O Change	_		15	ns	
MP30	Tfh	Fault Input Pulse Width	15			ns	

Note 1: These parameters are characterized but not tested in manufacturing.

dsPIC33EVXXXGM00X/10X FAMILY



FIGURE 32-23: TYPICAL LPRC ACCURACY vs. TEMPERATURE (5.5V VDD)

32.7 Leakage Current





dsPIC33EVXXXGM00X/10X FAMILY





FIGURE 33-7: TYPICAL lidLe vs. Vdd (EC MODE, 20 MIPS)

dsPIC33EVXXXGM00X/10X FAMILY



FIGURE 33-22: TYPICAL IIL vs. TEMPERATURE (GENERAL PURPOSE I/Os)



28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Units			MILLIMETERS				
Limits	MIN	NOM	MAX				
N		28					
е	1.27 BSC						
Α	-	2.65					
A2	2.05	-	-				
A1	0.10	-	0.30				
E		10.30 BSC					
E1	7.50 BSC						
D		17.90 BSC					
h	0.25	-	0.75				
L	0.40	-	1.27				
L1	1.40 REF						
Θ	0°	-	-				
φ	0°	-	8°				
С	0.18	-	0.33				
b	0.31	-	0.51				
α	5°	-	15°				
β	5°	-	15°				
	Units Limits N e A A A 2 A 1 E D h L L 1 Ο 0 9 C C b b α α β	Units M Limits MIN N	Units MILLIMETER Limits MIN NOM N 28 e 1.27 BSC A - A2 2.05 A1 0.10 E 10.30 BSC E1 7.50 BSC D 17.90 BSC h 0.25 L 0.40 L1 1.40 REF Θ 0° φ 0° c 0.18 b 0.31 α 5° β 5°				

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS					
Dimension	MIN	NOM	MAX			
Contact Pitch	E	0.50 BSC				
Contact Pad Spacing	C1		11.40			
Contact Pad Spacing	C2		11.40			
Contact Pad Width (X28)	X1			0.30		
Contact Pad Length (X28)	Y1			1.50		
Distance Between Pads	G	0.20				

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2085B Sheet 1 of 1