

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


-·XEI

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	53
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 36x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ev64gm106-e-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)








TABLE 4-24: OUTPUT COMPARE REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1CON1	0900	_	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	_	—	ENFLTA	_	—	OCFLTA	TRIGMODE	OCM2	OCM1	OCM0	0000
OC1CON2	0902	FLTMD	FLTOUT	FLTTRIEN	OCINV	_		-	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC1RS	0904							Ou	tput Con	npare 1 Se	condary Re	gister						xxxx
OC1R	0906								Outpu	ut Compare	e 1 Register							xxxx
OC1TMR	0908							Out	put Com	pare 1 Tin	ner Value Re	gister						xxxx
OC2CON1	090A	- OCSIDL OCTSEL2 OCTSEL1 OCTSEL0 - ENFLTA - - OCFLTA TRIGMODE OCM2 OCM1 OCM0 FLTMD FLTOUT FLTTRIEN OCINV - - OC32 OCTRIG TRIGSTAT OCTRIS SYNCSEL4 SYNCSEL2 SYNCSEL1 SYNCSEL0									0000							
OC2CON2	090C	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	_	_	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC2RS	090E	Output Compare 2 Secondary Register											xxxx					
OC2R	0910	Output Compare 2 Register										xxxx						
OC2TMR	0912	Output Compare 2 Timer Value Register										xxxx						
OC3CON1	0914	_	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	_		ENFLTA	_	_	OCFLTA	TRIGMODE	OCM2	OCM1	OCM0	0000
OC3CON2	0916	FLTMD	FLTOUT	FLTTRIEN	OCINV	_		-	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	OCM2 OCM1 OCM0 SYNCSEL2 SYNCSEL1 SYNCSEL0 OCM2 OCM1 OCM0 OCM2 OCM1 OCM0		000C
OC3RS	0918							Ou	tput Con	npare 3 Se	condary Re	gister						xxxx
OC3R	091A								Outpu	ut Compare	e 3 Register							xxxx
OC3TMR	091C							Out	put Com	pare 3 Tin	ner Value Re	gister						xxxx
OC4CON1	091E	_	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	_		ENFLTA	_	_	OCFLTA	TRIGMODE	OCM2	OCM1	OCM0	0000
OC4CON2	0920	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	_	_	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC4RS	0922							Ou	tput Con	npare 4 Se	condary Reg	gister						xxxx
OC4R	0924								Outpu	ut Compare	e 4 Register							xxxx
OC4TMR	0926							Out	put Com	pare 4 Tin	ner Value Re	gister						xxxx
Logondu			-	ot: – unim		1 /-1	- · ·											<i>.</i>

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-41: PORTF REGISTER MAP FOR dsPIC33EVXXXGMX06 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 Bit (All Resets
TRISF	0E64	_	—	—	—	—	—	—	—	_	—	—	—	—	—	TRISF<1:0>	0003
PORTF	0E66	_	_	_	_	_	_	_	_	_	_	_	_	—	—	RF<1:0>	xxxx
LATF	0E68	_	_	_	_	_	_	_	_	_	_	_	_	—	—	LATF<1:0>	xxxx
ODCF	0E6A	_	_	_	_	_	_	_	_	_	_	_	_	—	—	ODCF<1:0>	0000
CNENF	0E6C	_	_	_	_	_	_	_	_	_	_	_	_	—	—	CNIEF<1:0>	0000
CNPUF	0E6E	_	_	_	_	—	_	_	_	—	_	—	_	_	_	CNPUF<1:0>	0000
CNPDF	0E70	_	_	_	_	—	_	_	_	_	_	—	_	_	_	CNPDF<1:0>	0000
Lawsurds			n Decet														

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-42: PORTG REGISTER MAP FOR dsPIC33EVXXXGMX06 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISG	0E78	_	_		—		—		TRISC	6<9:6>		—	_		—	—	—	03C0
PORTG	0E7A		_	_	_	_	_	RG<9:6>		_	_	_	_	_	_	xxxx		
LATG	0E7C		_	_	_	_	_		LATG	<9:6>		_	_	_	_	_	_	xxxx
ODCG	0E7E		_	_	_	_	_		ODCO	i<9:6>		_	_	_	_	_	_	0000
CNENG	0E80		_	_	_	_	_		CNIEC	6<9:6>		_	_	_	_	_	_	0000
CNPUG	0E82		_	_	_	_	_		CNPU	G<9:6>		_	_	_	_	_	_	0000
CNPDG	0E84	_	_		—		—		CNPD	G<9:6>		—	-	_	_	—	_	0000
ANSELG	0E86	_	_		-		-		ANSG	<9:6>		-	_	_	—	_		0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	_	_	—	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			U1RXI	R<7:0>			
bit 7							bit 0
Legend:							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
----------	----------------------------

bit 7-0 U1RXR<7:0>: Assign UART1 Receive (U1RX) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers) 10110101 = Input tied to RPI181 • • • • • • • • •

```
00000000 = Input tied to Vss
```

REGISTER 11-9: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	_	—		_	_	_	_			
bit 15	- -						bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			U2R>	(R<7:0>						
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown				

• • • • • • • • • • • • • • • • • • • •
U2RXR<7:0>: Assign UART2 Receive (U2RX) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers)
10110101 = Input tied to RPI181
•
•
•
00000001 = Input tied to CMP1 00000000 = Input tied to Vss

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
SCK2R6	SCK2R5	SCK2R4	SCK2R3	SCK2R2	SCK2R1	SCK2R0	
						bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
SDI2R6	SDI2R5	SDI2R4	SDI2R3	SDI2R2	SDI2R1	SDI2R0	
						bit C	
bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'		
POR	'1' = Bit is set	:	'0' = Bit is cle	ared	x = Bit is unknown		
• • 000000001 = 00000000 =	Input tied to Cl	MP1 SS					
(see Table 1 ⁻ 10110101 = • •	1-2 for input pin Input tied to RI	selection num PI181		esponding RPn	Pin bits		
	SCK2R6 R/W-0 SDI2R6 e bit POR SCK2R<7:0:	SCK2R6 SCK2R5 R/W-0 R/W-0 SDI2R6 SDI2R5 e bit W = Writable POR '1' = Bit is set SCK2R<7:0>: Assign SPI2 (see Table 11-2 for input pin 10110101 = Input tied to RI . 00000001 = Input tied to VS SDI2R<7:0>: Assign SPI2 E (see Table 11-2 for input pin	SCK2R6 SCK2R5 SCK2R4 R/W-0 R/W-0 R/W-0 SDI2R6 SDI2R5 SDI2R4 e bit W = Writable bit POR '1' = Bit is set SCK2R<7:0>: Assign SPI2 Clock Input (S (see Table 11-2 for input pin selection num 10110101 = Input tied to RPI181 . . 00000001 = Input tied to CMP1 00000000 = Input tied to Vss SDI2R<7:0>: Assign SPI2 Data Input (SD (see Table 11-2 for input pin selection num 10110101 = Input tied to RPI181	SCK2R6 SCK2R5 SCK2R4 SCK2R3 R/W-0 R/W-0 R/W-0 R/W-0 SDI2R6 SDI2R5 SDI2R4 SDI2R3 e bit W = Writable bit U = Unimpler POR '1' = Bit is set '0' = Bit is cle SCK2R<7:0>: Assign SPI2 Clock Input (SCK2) to the Core (see Table 11-2 for input pin selection numbers) 10110101 = Input tied to RPI181 . .	SCK2R6 SCK2R5 SCK2R4 SCK2R3 SCK2R2 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 SDI2R6 SDI2R5 SDI2R4 SDI2R3 SDI2R2 e bit W = Writable bit U = Unimplemented bit, read POR '1' = Bit is set '0' = Bit is cleared SCK2R<7:0>: Assign SPI2 Clock Input (SCK2) to the Corresponding R (see Table 11-2 for input pin selection numbers) 10110101 = Input tied to RPI181 .	SCK2R6 SCK2R5 SCK2R4 SCK2R3 SCK2R2 SCK2R1 $R/W-0$ $R/W-0$ $R/W-0$ $R/W-0$ $R/W-0$ $R/W-0$ $R/W-0$ $SD12R6$ $SD12R5$ $SD12R4$ $SD12R3$ $SD12R2$ $SD12R1$ $ebit$ W = Writable bit U = Unimplemented bit, read as '0' POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkr $SCK2R<7:0>:$ Assign SPI2 Clock Input (SCK2) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers) 10110101 = Input tied to RPI181 	

REGISTER 11-10: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP176R5	RP176R4	RP176R3	RP176R2	RP176R1	RP176R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP120R5 ⁽¹⁾	RP120R4 ⁽¹⁾	RP120R3 ⁽¹⁾	RP120R2 ⁽¹⁾	RP120R1 ⁽¹⁾	RP120R0 ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
-----------	----------------------------

bit 13-8	RP176R<5:0>: Peripheral Output Function is Assigned to RP176 Output Pin bits (see Table 11-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP120R<5:0>: Peripheral Output Function is Assigned to RP120 Output Pin bits ⁽¹⁾

(see Table 11-3 for peripheral function numbers)

REGISTER 11-29: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP178R5	RP178R4	RP178R3	RP178R2	RP178R1	RP178R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP177R5	RP177R4	RP177R3	RP177R2	RP177R1	RP177R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

- bit 13-8 **RP178R<5:0>:** Peripheral Output Function is Assigned to RP178 Output Pin bits (see Table 11-3 for peripheral function numbers)
- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP177R<5:0>:** Peripheral Output Function is Assigned to RP177 Output Pin bits (see Table 11-3 for peripheral function numbers)

Note 1: RP120R<5:0> is present in dsPIC33EVXXXGM006/106 devices only.

13.0 TIMER2/3 AND TIMER4/5

- Note 1: This data sheet summarizes the features of the dsPIC33EVXXXGM00X/10X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Timers" (DS70362) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

These modules are 32-bit timers, which can also be configured as four independent, 16-bit timers with selectable operating modes.

As a 32-bit timer, Timer2/3 and Timer4/5 operate in the following three modes:

- Two Independent 16-Bit Timers (e.g., Timer2 and Timer3) with all 16-Bit Operating modes (except Asynchronous Counter mode)
- Single 32-Bit Timer
- Single 32-Bit Synchronous Counter

They also support these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- · Interrupt on a 32-Bit Period Register Match
- Time Base for Input Capture and Output Compare Modules
- ADC1 Event Trigger (Timer2/3 only)

Individually, all four of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed previously, except for the event trigger; this is implemented only with Timer2/3. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON and T5CON registers. T2CON and T4CON are shown in generic form in Register 13-1. The T3CON and T5CON registers are shown in Register 13-2.

For 32-bit timer/counter operation, Timer2 and Timer4 are the least significant word (lsw). Timer3 and Timer5 are the most significant word (msw) of the 32-bit timers.

Note: For 32-bit operation, the T3CON and T5CON control bits are ignored. Only the T2CON and T4CON control bits are used for setup and control. Timer2 and Timer4 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3 and Timer5 interrupt flags.

Block diagrams for the Type B and Type C timers are shown in Figure 13-1 and Figure 13-2, respectively.

A block diagram for an example 32-bit timer pair (Timer2/3 and Timer4/5) is shown in Figure 13-3.

Note: Only Timer2, Timer3, Timer4 and Timer5 can trigger a DMA data transfer.

dsPIC33EVXXXGM00X/10X FAMILY





FIGURE 13-1: TYPE B TIMER BLOCK DIAGRAM (x = 2 AND 4)





REGISTER 16-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1 (CONTINUED)

- bit 2-0 OCM<2:0>: Output Compare x Mode Select bits
 - 111 = Center-Aligned PWM mode: Output sets high when OCxTMR = OCxR and sets low when OCxTMR = OCxRS⁽¹⁾
 - 110 = Edge-Aligned PWM mode: Output sets high when OCxTMR = 0 and sets low when OCxTMR = $OCxR^{(1)}$
 - 101 = Double Compare Continuous Pulse mode: Initializes OCx pin low, toggles OCx state continuously on alternate matches of OCxR and OCxRS
 - 100 = Double Compare Single-Shot mode: Initializes OCx pin low, toggles OCx state on matches of OCxR and OCxRS for one cycle
 - 011 = Single Compare mode: Compare event with OCxR, continuously toggles OCx pin
 - 010 = Single Compare Single-Shot mode: Initializes OCx pin high, compare event with OCxR, forces OCx pin low
 - 001 = Single Compare Single-Shot mode: Initializes OCx pin low, compare event with OCxR, forces OCx pin high
 - 000 = Output compare channel is disabled
- Note 1: OCxR and OCxRS are double-buffered in PWM mode only.

HS-0, HC	HS-0, HC	HS-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTSTAT ⁽¹⁾	CLSTAT ⁽¹⁾	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB ⁽²⁾	MDCS ⁽²⁾
bit 15		·					bit 8
R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
DTC1	DTC0	DTCP ⁽³⁾	—	—	CAM ^(2,4)	XPRES ⁽⁵⁾	IUE ⁽²⁾
bit 7							bit (
Legend:		HC = Hardware	Clearable bit	HS = Hardwa	are Settable bit		
R = Readable	bit	W = Writable bi	t	U = Unimple	mented bit, rea	d as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown
bit 15	FLTSTAT: Fai	ult Interrupt Statu	us bit ⁽¹⁾				
		rupt is pending					
		rrupt is not pendi ared by setting F					
bit 14		rent-Limit Interru					
		mit interrupt is pe	•				
	0 = Current-lin	mit interrupt is no ared by setting C	ot pending				
bit 13		igger Interrupt Si					
		terrupt is pending					
		terrupt is not per ared by setting T					
bit 12	FLTIEN: Fault	t Interrupt Enable	e bit				
		rrupt is enabled	and the FLTST	AT bit is cleare	ed		
bit 11	CLIEN: Curre	nt-Limit Interrup	t Enable bit				
		mit interrupt is er mit interrupt is di		CLSTAT bit is	cleared		
bit 10		ger Interrupt Ena					
	1 = Trigger ev	vent generates a vent interrupts ar	n interrupt requ		bit is cleared		
bit 9		dent Time Base I					
bit 0	1 = PHASEx I	register provides	time base per				
bit 8		er Duty Cycle Re					
	1 = MDC regi	ster provides du ister provides du	ty cycle information	ation for this P			
Note 1: So	ftware must clea	ar the interrupt st	atus here and	in the correspo	onding IFSx bit	in the interrupt	controller.
		not be changed a		-	-		
		DTCP to be effe					
	e Independent T M bit is ignored.	īme Base (ITB =	1) mode mus	t be enabled to	use Center-Al	igned mode. If	ITB = 0, the
	operate in Exter jister must be '0	nal Period Rese '.	t mode, the ITI	B bit must be ':	1' and the CLM	OD bit in the F	CLCONx

REGISTER 17-7: PWMCONx: PWMx CONTROL REGISTER

R-0, HSC	R-0, HSC	R-0, HSC	U-0	U-0	R/C-0, HSC	R-0, HSC	R-0, HSC
ACKSTAT	TRSTAT	ACKTIM	—	_	BCL	GCSTAT	ADD10
bit 15							bit 8
R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF
bit 7							bit 0
1		O Ola anali	I.a. Ia :4	LICO Llaratur		velete le it	
Legend: R = Readabl	a h:t	C = Clearab			are Settable/Clear		
		W = Writabl		0 = Unimpien	ented bit, read a	HS = Hardware	Cottoble bit
-n = Value at	PUR	'1' = Bit is s	51		areu		Settable bit
bit 15	ACKSTAT: A	Acknowledge	Status bit (up	dated in all Ma	ster and Slave m	iodes)	
		edge was not				,	
	0 = Acknowl	edge was rec	eived from sla	ave			
bit 14				-	naster; applicable	e to master trans	mit operation)
		ransmit is in p ransmit is not		ts + ACK)			
bit 13	ACKTIM: Ad	cknowledge T	ime Status bit	t (valid in I ² C Sl	ave mode only)		
						g edge of SCLx o	lock
		-	-	eared on 9 ¹¹ risi	ng edge of SCL>	(clock	
bit 12-11	-	nted: Read a			1 1 20		
bit 10						nodule is disable	d, 12CEN = 0)
		ision has not l			or slave transm	it operation	
bit 9				ed after Stop de	etection)		
		call address v		·	,		
bit 8				red after Stop o	detection)		
bit o		dress was m					
		dress was no					
bit 7	IWCOL: Wri	te Collision D	etect bit				
			the I2CxTRN	I register failed	because the I ² C	module is busy;	must be cleared
	In softw	are n has not occi	irred				
bit 6		Receive Ove		ł			
bit o			-		s still holding the	previous byte; 12	2COV is a "don't
	care" in	Transmit mod	de, must be c	leared in softwa	-		
		w has not occ					
bit 5				g as I ² C slave)			
		s that the last s that the last			was an address	i	
bit 4	P: I2Cx Stop				-		
	1 = Indicates	s that a Stop b		letected last	d when the I ² C r	nodule is disable	ed, I2CEN = 0.

REGISTER 19-3: I2CxSTAT: I2Cx STATUS REGISTER

REGISTER 22-24: CxRXOVF1: CANx RECEIVE BUFFER OVERFLOW REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
			RXOVF	-<15:8>			
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
			RXOV	F<7:0>			
bit 7							bit 0
Legend:		C = Writable	bit, but only '0'	can be writter	n to clear the bit		

Logena.	$\mathbf{O} = \mathbf{V}$ include bit, but only \mathbf{O}		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	i as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **RXOVF<15:0>:** Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition (cleared by user software)

REGISTER 22-25: CxRXOVF2: CANx RECEIVE BUFFER OVERFLOW REGISTER 2

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	
			RXOV	F<31:24>				
bit 15							bit 8	
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	
			RXOV	F<23:16>				
bit 7							bit 0	
Legend: C = Writable bit, but only '0' can be written to clear the bit								
R = Readable bit W = Writable			bit	U = Unimplemented bit, read as '0'				
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	

bit 15-0 **RXOVF<31:16>:** Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition (cleared by user software)

Figure 25-2, shows the user-programmable blanking function block diagram.

FIGURE 25-2: USER-PROGRAMMABLE BLANKING FUNCTION BLOCK DIAGRAM






Figure 25-3, shows the digital filter interconnect block diagram.

FIGURE 25-3: DIGITAL FILTER INTERCONNECT BLOCK DIAGRAM










TABLE 31-4:	DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)
-------------	--

DC CHARACT	ERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Parameter No.TypicalMaxUnitsCondi					Conditions		
Power-Down (Current (IPD)						
HDC60e	1300	2500	μA	+150°C 5V Base Power-Down Current			
HDC61c	10	50	μA	+150°C 5V Watchdog Timer Current: ΔIWDT			

TABLE 31-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARAG	CTERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Parameter No.	Typical	Max	Units	Conditions			
HDC40e	2.6	5.0	mA	+150°C 5V 10 MIPS			
HDC42e	3.6	7.0	mA	+150°C	5V	20 MIPS	

TABLE 31-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARAG	CTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Parameter No.	Typical	Max	Units	Conditions				
HDC20e	5.9	8.0	mA	+150°C 5V 10 MIPS				
HDC22e	10.3	15.0	mA	+150°C	5V	20 MIPS		
HDC23e	19.0	25.0	mA	+150°C	5V	40 MIPS		

TABLE 31-7: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

DC CHARAG	CTERISTICS		Standard Operating Conditions: 4.5V to 5.5V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature					
Parameter No.	Typical	Мах	Doze Ratio	Units	Conditions			
HDC73a	18.5	22.0	1:2	mA	+150°C	5V	40 MIPS	
HDC73g	8.35	12.0	1:128	mA	+150 C			

31.2 AC Characteristics and Timing Parameters

The information contained in this section defines the dsPIC33EVXXXGM00X/10X family AC characteristics and timing parameters for high-temperature devices. However, all AC timing specifications in this section are the same as those in Section 30.2 "AC Characteristics and Timing Parameters", with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, Parameter OS53 in Section 30.2 "AC Characteristics and Timing Parameters" is the Industrial and Extended temperature equivalent of HOS53.

TABLE 31-12: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 4.5V to 5.5V (unless otherwise stated)						
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$						
	Operating voltage VDD range as described in Table 31-1.						

FIGURE 31-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 31-13: PLL CLOCK TIMING SPECIFICATIONS

AC CHARACTERISTICS			Standard Operating Conditions: 4.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$					
Param No.	Symbol Characteristic		Min.	Тур. ⁽¹⁾	Max.	Units	Conditions	
HOS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range	0.8	_	8.0	MHz	ECPLL, XTPLL modes	
HOS51	Fsys	On-Chip VCO System Frequency	120	—	340	MHz		
HOS52	TLOCK	PLL Start-up Time (Lock Time)	0.9	1.5	3.1	ms		
HOS53	DCLK	CLKO Stability (Jitter) ⁽²⁾	-3	0.5	3	%		

Note 1: Data in "Typ." column is at 5.0V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: This jitter specification is based on clock cycle-by-clock cycle measurements. To get the effective jitter for individual time bases or communication clocks used by the application, use the following formula:

$$Effective Jitter = \frac{DCLK}{\sqrt{\frac{FOSC}{\sqrt{Time Base or Communication Clock}}}}$$

For example, if Fosc = 120 MHz and the SPI bit rate = 10 MHz, the effective jitter is as follows:

Effective Jitter =
$$\frac{DCLK}{\sqrt{\frac{120}{10}}} = \frac{DCLK}{\sqrt{12}} = \frac{DCLK}{3.464}$$

TABLE 31-14: INTERNAL FRC ACCURACY

AC CHA	RACTERISTICS	Standard Operating Conditions: 4.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$						
Param No.	Characteristic	Min	Тур	Max	Units	Conditions		
Internal FRC Accuracy @ FRC Frequency = 7.3728 MHz								
HF20C	FRC	-3	1	+3	%	$-40^{\circ}C \leq TA \leq +150^{\circ}C VDD = 4.5V \text{ to } 5.5V$		

TABLE 31-15: INTERNAL LPRC ACCURACY

AC CHA	RACTERISTICS	Standard Operating Conditions: 4.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$						
Param No.	Characteristic	Min	Тур	Max	Units	Conditions		
LPRC @ 32.768 kHz ^(1,2)								
HF21C	HF21C LPRC		10	+30	%	$-40^{\circ}C \leq TA \leq +150^{\circ}C$	VDD = 4.5V to 5.5V	

Note 1: Change of LPRC frequency as VDD changes.

2: LPRC accuracy impacts the Watchdog Timer Time-out Period (TWDT1). See Section 27.5 "Watchdog Timer (WDT)" for more information.





FIGURE 33-27: TYPICAL VOH 4x DRIVER PINS vs. IOH (GENERAL PURPOSE I/Os, TEMPERATURES AS NOTED)

FIGURE 33-28: TYPICAL Vol 8x DRIVER PINS vs. Iol (GENERAL PURPOSE I/Os, TEMPERATURES AS NOTED)



33.14 Comparator Op Amp Offset

FIGURE 33-33: TYPICAL COMPARATOR OFFSET vs. Vcm

