E·XFL



Welcome to E-XFL.COM

Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Details

Product Status	Obsolete
Туре	SC1400 Core
Interface	Host Interface, I ² C, UART
Clock Rate	266MHz
Non-Volatile Memory	External
On-Chip RAM	400kB
Voltage - I/O	3.30V
Voltage - Core	1.20V
Operating Temperature	-40°C ~ 105°C (TJ)
Mounting Type	Surface Mount
Package / Case	400-LFBGA
Supplier Device Package	400-LFBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/msc7115vf1000

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

1	Pin A	ssignments
	1.1	MAP-BGA Ball Layout Diagrams4
	1.2	Signal List By Ball Location
2	Speci	ifications
	2.1	Maximum Ratings
	2.2	Recommended Operating Conditions
	2.3	Thermal Characteristics
	2.4	DC Electrical Characteristics
	2.5	AC Timings
3	Hard	ware Design Considerations
	3.1	Thermal Design Considerations
	3.2	Power Supply Design Considerations
	3.3	Estimated Power Usage Calculations46
	3.4	Reset and Boot48
	3.5	DDR Memory System Guidelines
4	Order	ring Information
5	Packa	age Information54
6	Produ	uct Documentation54
7	Revis	ion History
Lis	st of	Figures
- Colored 10		

4
5
24
24

Figure 6.	DDR DRAM Output Timing Diagram
Figure 7.	DDR DRAM AC Test Load
Figure 8.	TDM Receive Signals
Figure 9.	TDM Transmit Signals
Figure 10.	Read Timing Diagram, Single Data Strobe
Figure 11.	Read Timing Diagram, Double Data Strobe
Figure 12.	Write Timing Diagram, Single Data Strobe
Figure 13.	Write Timing Diagram, Double Data Strobe 31
Figure 14.	Host DMA Read Timing Diagram, HPCR[OAD] = 031
Figure 15.	Host DMA Write Timing Diagram, HPCR[OAD] = 032
Figure 16.	I2C Timing Diagram
Figure 17.	UART Input Timing
Figure 18.	UART Output Timing
Figure 19.	EE Pin Timing
Figure 20.	EVNT Pin Timing
Figure 21.	GPI/GPO Pin Timing
Figure 22.	Test Clock Input Timing Diagram
Figure 23.	Boundary Scan (JTAG) Timing Diagram
Figure 24.	Test Access Port Timing Diagram
Figure 25.	TRST Timing Diagram
Figure 26.	Voltage Sequencing Case 1
Figure 27.	Voltage Sequencing Case 2 41
Figure 28.	Voltage Sequencing Case 3 42
Figure 29.	Voltage Sequencing Case 4
Figure 30.	Voltage Sequencing Case 5 44
Figure 31.	PLL Power Supply Filter Circuits 45
Figure 32.	SSTL Termination Techniques
Figure 33.	SSTL Power Value

1 Pin Assignments

This section includes diagrams of the MSC7115 package ball grid array layouts and pinout allocation tables.

1.1 MAP-BGA Ball Layout Diagrams

Top and bottom views of the MAP-BGA package are shown in Figure 2 and Figure 3 with their ball location index numbers.









Figure 3. MSC7115 Molded Array Process-Ball Grid Array (MAP-BGA), Bottom View



ssignments

1.2 Signal List By Ball Location

Table 1 lists the signals sorted by ball number and configuration.

Table 1. MSC7115 Signals by Ball Designator

	Signal Names						
Number		S	Hardware	Controlled			
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate	
A1			GI	ND			
A2			GI	ND			
A3			DC	QM1			
A4			DG	QS2			
A5			C	к			
A6			C	ĸ			
A7		GPIC7		GPOC7	H	D15	
A8		GPIC4		GPOC4	H	D12	
A9		GPIC2		GPOC2	H	D10	
A10		rese	erved		Н	D7	
A11		rese	erved		Н	D6	
A12		rese	Н	D4			
A13		Н	D1				
A14	reserved HD0						
A15	GND						
A16 (1L44X)	NC						
A16 (1M88B)	BM3 GPID8 GPOD7 reserved				erved		
A17			N	IC			
A18			N	IC			
A19			N	IC			
A20			N	IC			
B1			VD	DM			
B2			N	IC			
В3			C	S0			
B4			DC	QM2			
B5			DC	2S3			
B6			DC	280			
B7			CI	KE			
B8	WE						
В9	GPIC6 GPOC6 HD14				D14		
B10		GPIC3		GPOC3	HI	D11	
B11		GPIC0		GPOC0	Н	D8	
B12		rese	erved		Н	D5	
B13		rese	erved		Н	D2	
B14			N	IC			
B15 (1L44X)			N	IC			



ssignments

	Signal Names						
Number		S	Software Controlle	ed	Hardware	Controlled	
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate	
M3			C	05			
M4			VD	DM			
M5			VD	DM			
M6			GI	ND			
M7			GI	ND			
M8			GI	ND			
M9			GI	ND			
M10			GI	ND			
M11			GI	ND			
M12			GI	ND			
M13			GI	ND			
M14			GI	ND			
M15			GI	ND			
M16			V _D	DC			
M17			V _D	DC			
M18	GPI	IA14	IRQ15	GPOA14	SI	DA	
M19	GPI	IA12	IRQ3	GPOA12	UTXD		
M20	GPI	IA13	IRQ2	GPOA13	3 URXD		
N1	D4						
N2			C	06			
N3			V _F	REF			
N4			VD	DM			
N5			VD	DM			
N6			VD	DM			
N7			GI	ND			
N8			GI	ND			
N9			GI	ND			
N10			GI	ND			
N11			GI	ND			
N12			GI	ND			
N13			GI	ND			
N14			GI	ND			
N15			VD	DIO			
N16			V	DC			
N17			V _C				
N18			CL	KIN			
N19	GPI	IA15	IRQ14	GPOA15	S	CL	
N20			V _{SS}	SPLL			

Table 1. MSC7115 Signals by Ball Designator (continued)



	Signal Names						
Number		s	oftware Controlle	ed	Hardware	Controlled	
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate	
U17			V	DDC			
U18			N	IC			
U19	тск						
U20			TR	IST			
V1			V _D	DDM			
V2			Ν	IC			
V3			А	13			
V4			A	11			
V5			A	10			
V6			А	٨5			
V7			A	12			
V8	BA0						
V9	NC						
V10		reserved			EVNT0		
V11	SWTE	GPIA16	IRQ12	GPOA16	EVNT4		
V12	GF	PIA8	IRQ6	GPOA8	тотск		
V13	GF	PIA4	IRQ1	IRQ1 GPOA4 T1RFS		RFS	
V14	GPIA0		IRQ11	GPOA0	T1TD		
V15	GP	GPIA28 IRQ17 GPOA28 reserved		T2RD			
V16		GPID6		GPOD6	reserved T2TD		
V17	GP	IA22	IRQ22	GPOA22	rese	erved	
V18	GP	IA24	IRQ24	GPOA24	rese	erved	
V19			Ν	IC			
V20			Т	DI			
W1			GI	ND			
W2			V _D	DDM			
W3			A	12			
W4			A	\8			
W5			A	7			
W6			A	16			
W7			A	13			
W8			Ν	IC			
W9	GP	A17	IRQ13	GPOA17	EVNT1	CLKO	
W10	BM0	GPI	C14	GPOC14	EV	NT2	
W11	GP	IA10	IRQ5	GPOA10	ТО	RFS	
W12	GF	PIA7	IRQ7	GPOA7	то	TFS	
W13	GF	PIA3	IRQ8	GPOA3	T1	RD	
W14	GF	PIA1	IRQ10	GPOA1	T1	TFS	

Table 1. MSC7115 Signals by Ball Designator (continued)



ssignments

		Names					
Number		S	oftware Controlle	ed	Hardware Controlled		
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate	
W15		GPID4		GPOD4	reserved T2RFS		
W16	GPI	A27	IRQ18	GPOA27	reserved	T2TFS	
W17	GPI	A19	IRQ19	GPOA19	rese	rved	
W18	GPI	A23	IRQ23	GPOA23	rese	rved	
W19	GPI	A26	IRQ26	GPOA26	rese	rved	
W20	H8BIT			reserved			
Y1		V _{DDM}					
Y2	GND						
Y3	A9						
Y4	A1						
Y5			А	10			
Y6			А	4			
Y7			В	A1			
Y8	rese	rved	NMI		reserved		
Y9	BM1	GPI	C15	GPOC15	EVI	NT3	
Y10	GPI	A11	IRQ4	GPOA11	TOF	RCK	
Y11		GPIA9		GPOA9	то	RD	
Y12		GPIA6		GPOA6	ТО	TD	
Y13	GP	IA5	IRQ0	GPOA5	T1F	RCK	
Y14	GP	IA2	IRQ9	GPOA2	T11	СК	
Y15	GPI	A29	IRQ16	GPOA29	reserved	T2RCK	
Y16		GPID5		GPOD5	reserved	T2TCK	
Y17	GPI	A20	IRQ20	GPOA20	rese	rved	
Y18	GPI	A21	IRQ21	GPOA21	rese	rved	
Y19			GI	ND			
Y20	GPI	A25	IRQ25	GPOA25	rese	rved	

Table 1. MSC7115 Signals by Ball Designator (continued)



ifications

2.2 Recommended Operating Conditions

Table 3 lists recommended operating conditions. Proper device operation outside of these conditions is not guaranteed.

Rating	Symbol	Value	Unit
Core supply voltage	V _{DDC}	1.14 to 1.26	V
Memory supply voltage	V _{DDM}	2.38 to 2.63	V
PLL supply voltage	V _{DDPLL}	1.14 to 1.26	V
I/O supply voltage	V _{DDIO}	3.14 to 3.47	V
Reference voltage	V _{REF}	1.19 to 1.31	V
Operating temperature range	T _J T _A	maximum: 105 minimum: –40	℃ ℃

Table 3. Recommended (Operating	Conditions
------------------------	-----------	------------

2.3 Thermal Characteristics

 Table 4 describes thermal characteristics of the MSC7115 for the MAP-BGA package.

				MAP-BGA	MAP-BGA 17 $ imes$ 17 mm ⁵		
		Characteristic	Symbol	Natural Convection	200 ft/min (1 m/s) airflow	Unit	
Junction	n-to-a	mbient ^{1, 2}	R _{θJA}	39	31	°C/W	
Junction-to-ambient, four-layer board ^{1, 3}		R _{θJA}	23	20	°C/W		
Junction-to-board ⁴		R _{θJB}	12		°C/W		
Junction-to-case ⁵		R _{θJC}	7		°C/W		
Junction-to-package-top ⁶		Ψ_{JT}	2		°C/W		
Notes:	1.	Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance					
	2.	Per SEMI G38-87 and JEDEC JESD51-2 wi	th the single layer bo	oard horizontal.			
3. Per JEDEC JESD51-6 with the board horizontal.							
 Thermal resistance between the die and the printed circuit board per JEDEC JESD 51-8. Board temperature is meas the top surface of the board near the package. 				are is measured on			
	5.	Thermal resistance between the die and the 1012.1).	case top surface as	measured by the col	d plate method (MIL	SPEC-883 Method	
	6.	Thermal characterization parameter indicatir per JEDEC JESD51-2.	ng the temperature di	ifference between pa	ackage top and the ju	nction temperature	

Table 4. Thermal Characteristics for MAP-BGA Package

Section 3.1, Thermal Design Considerations explains these characteristics in detail.

2.4 DC Electrical Characteristics

This section describes the DC electrical characteristics for the MSC7115.

Note: The leakage current is measured for nominal voltage values must vary in the same direction (for example, both V_{DDIO} and V_{DDC} vary by +2 percent or both vary by -2 percent).

Characteristic	Symbol	Min	Typical	Мах	Unit
Core and PLL voltage	V _{DDC} V _{DDPLL}	1.14	1.2	1.26	V
DRAM interface I/O voltage ¹	V _{DDM}	2.375	2.5	2.625	V
I/O voltage	V _{DDIO}	3.135	3.3	3.465	V
DRAM interface I/O reference voltage ²	V _{REF}	$0.49 \times V_{DDM}$	1.25	$0.51 imes V_{DDM}$	V
DRAM interface I/O termination voltage ³	VTT	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04	V
Input high CLKIN voltage	V _{IHCLK}	2.4	3.0	3.465	V
DRAM interface input high I/O voltage	V _{IHM}	V _{REF} + 0.28	V _{DDM}	V _{DDM} + 0.3	V
DRAM interface input low I/O voltage	V _{ILM}	-0.3	GND	V _{REF} – 0.18	V
Input leakage current, $V_{IN} = V_{DDIO}$	I _{IN}	-1.0	0.09	1	μA
V _{REF} input leakage current	I _{VREF}	—	—	5	μA
Tri-state (high impedance off state) leakage current, $V_{IN} = V_{DDIO}$	I _{OZ}	-1.0	0.09	1	μA
Signal low input current, V _{IL} = 0.4 V	ΙL	-1.0	0.09	1	μA
Signal high input current, V _{IH} = 2.0 V	Ι _Η	-1.0	0.09	1	μA
Output high voltage, $I_{OH} = -2$ mA, except open drain pins	V _{OH}	2.0	3.0	—	V
Output low voltage, I _{OL} = 5 mA	V _{OL}	—	0	0.4	V
Typical core power ⁵ • at 200 MHz • at 266 MHz (mask set 1M88B only)	P _C		222 293		mW mW
Notes: 1. The value of V_{DDM} at the MSC7115 device r	nust remain wit	hin 50 mV of V _{DDM} a	at the DRAM de	vice at all times.	

Table 5. DC Electrical Characteristics

2. V_{REF} must be equal to 50% of V_{DDM} and track V_{DDM} variations as measured at the receiver. Peak-to-peak noise must not exceed ±2% of the DC value.

3. V_{TT} is not applied directly to the MSC7115 device. It is the level measured at the far end signal termination. It should be equal to V_{REF} . This rail should track variations in the DC level of V_{REF} .

Output leakage for the memory interface is measured with all outputs disabled, 0 V ≤ V_{OUT} ≤ V_{DDM}.

5. The core power values were measured using a standard EFR pattern at typical conditions (25°C, 200 MHz or 266 MHz, 1.2 V core).

Table 6 lists the DDR DRAM capacitance.

Table 6. DDR DRAM Capacitance

Parameter/Condition	Symbol	Max	Unit
Input/output capacitance: DQ, DQS	C _{IO}	30	pF
Delta input/output capacitance: DQ, DQS	C _{DIO}	30	pF
Note:These values were measured under the following conditions: $V_{DDM} = 2.5 V \pm 0.125 V$ $f = 1 MHz$ $T_A = 25^{\circ}C$ $V_{OUT} = V_{DDM}/2$ V_{OUT} (peak to peak) = 0.2 V			





	Po <u>wer-On Re</u> set (PORESET)	H <u>ard Rese</u> t (HRESET)	S <u>oft Rese</u> t (SRESET)
Reset Action/Reset Source	External only	External or Internal (Software Watchdog or Bus Monitor)	JTAG Command: EXTEST, CLAMP, or HIGHZ
Configuration pins sampled (refer to Section 2.5.3.1 for details).	Yes	No	No
PLL and clock synthesis states Reset	Yes	No	No
HRESET Driven	Yes	Yes	No
Software watchdog and bus time-out monitor registers	Yes	Yes	Yes
Clock synthesis modules (STOPCTRL, HLTREQ, and HLTACK) reset	Yes	Yes	Yes
Extended core reset	Yes	Yes	Yes
Peripheral modules reset	Yes	Yes	Yes

Table 16. Reset Actions for Each Reset Source

2.5.3.1 Power-On Reset (PORESET) Pin

Asserting $\overrightarrow{\text{PORESET}}$ initiates the power-on reset flow. $\overrightarrow{\text{PORESET}}$ must be asserted externally for at least 16 CLKIN cycles after external power to the MSC7115 reaches at least 2/3 V_{DD}.

2.5.3.2 Reset Configuration

The MSC7115 has two mechanisms for writing the reset configuration:

- From a host through the host interface (HDI16)
- From memory through the I²C interface

Five signal levels (see **Chapter 1** for signal description details) are sampled on **PORESET** deassertion to define the boot and operating conditions:

- BM[0–1]
- SWTE
- H8BIT
- HDSP

2.5.3.3 Reset Timing Tables

 Table 17 and Figure 4 describe the reset timing for a reset configuration write.

Table 17. Timing for a Reset Configuration Write

No.	Characteristics	Expression	Unit
1	Required external PORESET duration minimum	16/F _{CLKIN}	clocks
2	Delay from PORESET deassertion to HRESET deassertion	521/F _{CLKIN}	clocks
Note:	Fimings are not tested, but are guaranteed by design.		









Figure 14. Host DMA Read Timing Diagram, HPCR[OAD] = 0



2.5.10 Event Timing

Table 26. EVNT Signal Timing

Nur	mber		Characteristics	Туре	Min
(67		EVNT as input	Asynchronous	$1.5 \times APBCLK$ periods
6	68		EVNT as output	Synchronous to core clock	1 APBCLK period
Notes:	Notes: 1. Refer to Table 24 for a definition of the APBCLK period.				
	2. Direction of the EVNT signal is configured through the GPIO and Event port registers.				
	3. Refer to the MSC711x Reference Manual for details on EVNT pin functionality.				

Figure 20 shows the signal behavior of the EVNT pin.



Figure 20. EVNT Pin Timing

2.5.11 GPIO Timing

Table 27. GPIO Signal Timing^{1,2,3}

Number	Characteristics	Туре	Min
601	GPI ^{4.5}	Asynchronous	1.5 × APBCLK periods
602	GPO ⁵	Synchronous to core clock	1 APBCLK period
603	Port A edge-sensitive interrupt	Asynchronous	$1.5 \times APBCLK$ periods
604	Port A level-sensitive interrupt	Asynchronous	$3 imes APBCLK \text{ periods}^6$
Notes: 1. 2. 3. 4. 5.	 Notes: 1. Refer to Table 24 for a definition of the APBCLK period. 2. Direction of the GPIO signal is configured through the GPIO port registers. 3. Refer to MSC711x Reference Manual for details on GPIO pin functionality. 4. GPI data is synchronized to the APBCLK internally and the minimum listed is the capability of the hardware to capture data into a register when the GPA_DR is read. The specification is not tested due to the asynchronous nature of the input and dependence on the state of the DSP core. It is guaranteed by design. 5. The input and output signals cannot toggle faster than 50 MHz. 		
0.	ever-sensitive interrupts should be held low until the system determines (via the service routine) that the interrupt is sknowledged.		

Figure 21 shows the signal behavior of the GPI/GPO pin.





2.5.12 JTAG Signals

No	Characteristics	All freq	Unit	
NO.	Characteristics	Min	Max	Unit
700	TCK frequency of operation (1/($T_C \times 3$); maximum 22 MHz)	0.0	40.0	MHz
701	TCK cycle time	25.0	_	ns
702	TCK clock pulse width measured at $V_{M} = 1.6 V$	11.0	_	ns
703	TCK rise and fall times	0.0	3.0	ns
704	4 Boundary scan input data set-up time 5.0 —		_	ns
705	Boundary scan input data hold time 14.0 —		_	ns
706	TCK low to output data valid	0.0	20.0	ns
707	TCK low to output high impedance	0.0	20.0	ns
708	TMS, TDI data set-up time	5.0	_	ns
709	TMS, TDI data hold time 25.0 —		ns	
710	TCK low to TDO data valid	0.0	24.0	ns
711	TCK low to TDO high impedance	0.0	10.0	ns
712	TRST assert time 100.0 r		ns	
Note:	All timings apply to OCE module data transfers as the OCE module uses the JTAG port as an interface.			

Table 28. JTAG Timing



Figure 22. Test Clock Input Timing Diagram

ware Design Considerations

3 Hardware Design Considerations

This section described various areas to consider when incorporating the MSC7115 device into a system design.

3.1 Thermal Design Considerations

An estimation of the chip-junction temperature, T_J, in °C can be obtained from the following:

$$T_J = T_A + (R_{\bigcup JA} \times P_D) \qquad \qquad Eqn. \ I$$

where

 T_A = ambient temperature near the package (°C)

 $R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W)

 $P_D = P_{INT} + P_{I/O} =$ power dissipation in the package (W)

 $P_{INT} = I_{DD} \times V_{DD}$ = internal power dissipation (W)

 $P_{I/O}$ = power dissipated from device on output pins (W)

The power dissipation values for the MSC7115 are listed in **Table 4**. The ambient temperature for the device is the air temperature in the immediate vicinity that would cool the device. The junction-to-ambient thermal resistances are JEDEC standard values that provide a quick and easy estimation of thermal performance. There are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. The value that more closely approximates a specific application depends on the power dissipated by other components on the printed circuit board (PCB). The value obtained using a single layer board is appropriate for tightly packed PCB configurations. The value obtained using a board with internal planes is more appropriate for boards with low power dissipation (less than 0.02 W/cm^2 with natural convection) and well separated components. Based on an estimation of junction temperature using this technique, determine whether a more detailed thermal analysis is required. Standard thermal management techniques can be used to maintain the device thermal junction temperature below its maximum. If T_J appears to be too high, either lower the ambient temperature or the power dissipation of the chip.

You can verify the junction temperature by measuring the case temperature using a small diameter thermocouple (40 gauge is recommended) or an infrared temperature sensor on a spot on the device case. Use the following equation to determine T_I :

$$T_J = T_T + (\Psi_{JT} \times P_D)$$
 Eqn. 2

where

 T_T = thermocouple (or infrared) temperature on top of the package (°C) Ψ_{JT} = thermal characterization parameter (°C/W) P_D = power dissipation in the package (W)

ware Design Considerations

3.2.2.5 Case 5 (not recommended for new designs)

The power-up sequence is as follows:

- 1. Turn on the V_{DDIO} (3.3 V) supply first.
- 2. Turn on the V_{DDM} (2.5 V) supply second.
- 3. Turn on the V_{DDC} (1.2 V) supply third.
- 4. Turn on the V_{REF} (1.25 V) supply fourth (last).

Note: Make sure that the time interval between the ramp-up of V_{DDIO} and V_{DDM} is less than 10 ms.

The power-down sequence is as follows:

- 1. Turn off the V_{REF} (1.25 V) supply first.
- 2. Turn off the V_{DDC} (1.2 V) supply second.
- 3. Turn off the V_{DDM} (2.5 V) supply third.
- 4. Turn of the V_{DDIO} (3.3 V) supply fourth (last).

Use the following guidelines:

- Make sure that the time interval between the ramp-down of V_{DDIO} and V_{DDM} is less than 10 ms.
- Make sure that the time interval between the ramp-up or ramp-down for V_{DDC} and V_{DDM} is less than 2 ms for power-up and power-down.
- Refer to **Figure 30** for relative timing for power sequencing case 5.





Note: Cases 1, 2, 3, and 4 are recommended for system design. Designs that use Case 5 may have large current spikes on the V_{DDM} supply at startup and is not recommended for most designs. If a design uses case 5, it must accommodate the potential current spikes. Verify risks related to current spikes using actual information for the specific application.



ware Design Considerations

3.2.7 Power Supply Design

One of the most common ways to derive power is to use either a simple fixed or adjustable linear regulator. For the system I/O voltage supply, a simple fixed 3.3 V supply can be used. However, a separate adjustable linear regulator supply for the core voltage V_{DDC} should be implemented. For the memory power supply, regulators are available that take care of all DDR power requirements.

Supply	Symbol	Nominal Voltage	Current Rating
Core	V _{DDC}	1.2 V	1.5 A per device
Memory	V _{DDM}	2.5 V	0.5 A per device
Reference	V _{REF}	1.25 V	10 µA per device
I/O	V _{DDIO}	3.3 V	1.0 A per device

Table 30	. Recommended	Power	Supply	Ratings
----------	---------------	-------	--------	---------

3.3 Estimated Power Usage Calculations

The following equations permit estimated power usage to be calculated for individual design conditions. Overall power is derived by totaling the power used by each of the major subsystems:

$$P_{TOTAL} = P_{CORE} + P_{PERIPHERALS} + P_{DDRIO} + P_{IO} + P_{LEAKAGE}$$
 Eqn. 3

This equation combines dynamic and static power. Dynamic power is determined using the generic equation:

$$C \times V^2 \times F \times 10^{-3} mW$$
 Eqn. 4

where,

C = load capacitance in pF

V = peak-to-peak voltage swing in V

F = frequency in MHz

3.3.1 Core Power

Estimation of core power is straightforward. It uses the generic dynamic power equation and assumes that the core load capacitance is 750 pF, core voltage swing is 1.2 V, and the core frequency is 200 MHz or 266 MHz. This yields:

$$P_{CORE} = 750 \ pF \times (1.2 \ V)^2 \times 200 \ MHz \times 10^{-3} = 216 \ mW$$
 Eqn. 5

$$P_{CORE} = 750 \ pF \times (1.2 \ V)^2 \times 266 \ MHz \times 10^{-3} = 287 \ mW$$
 Eqn. 6

This equation allows for adjustments to voltage and frequency if necessary.

NP

ware Design Considerations

3.3.4 External I/O Power

The estimation of the I/O power is similar to the computation of the peripheral power estimates. The power consumption per signal line is computed assuming a maximum load of 20 pF, a voltage swing of 3.3 V, and a switching frequency of 25 MHz or 33 MHz, which yields:

$$P_{IO} = 20 \ pF \times (3.3 \ V)^2 \times 25 \ MHz \times 10^{-3} = 5.44 \ mW \ per I/O \ line$$
 Eqn. 16

$$P_{IO} = 20 \ pF \times (3.3 \ V)^2 \times 33 \ MHz \times 10^{-3} = 7.19 \ mW \ per I/O \ line$$
 Eqn. 17

Multiply this number by the number of I/O signal lines used in the application design to compute the total I/O power.

Note: The signal loading depends on the board routing. For systems using a single DDR device, the load could be as low as 7 pF.

3.3.5 Leakage Power

The leakage power is for all power supplies combined at a specific temperature. The value is temperature dependent. The observed leakage value at room temperature is 64 mW.

3.3.6 Example Total Power Consumption

Using the examples in this section and assuming four peripherals and 10 I/O lines active, a total power consumption value is estimated as the following:

$$P_{TOTAL} (200 \text{ MHz core}) = 216 + (4 \times 2.88) + 324, 2 + (10 \times 5.44) + 64 = 670.12 \text{ mW}$$
 Eqn. 18

 P_{TOTAL} (266 MHz core) = 287 + (4 × 3.83) + 326.3 + (10 × 7.19) + 64 = 764.52 mW Eqn. 19

3.4 Reset and Boot

This section describes the recommendations for configuring the MSC7115 at reset and boot.

3.4.1 Reset Circuit

HRESET is a bidirectional signal and, if driven as an input, should be driven with an open collector or open-drain device. For an open-drain output such as **HRESET**, take care when driving many buffers that implement input bus-hold circuitry. The bus-hold currents can cause enough voltage drop across the pull-up resistor to change the logic level to low. Either a smaller value of pull-up or less current loading from the bus-hold drivers overcomes this issue. To avoid exceeding the MSC7115 output current, the pull-up value should not be too small (a 1 K Ω pull-up resistor is used in the MSC711xADS reference design).



3.4.2 Reset Configuration Pins

Table 31 shows the MSC7115 reset configuration signals. These signals are sampled at the deassertion (rising edge) of PORESET. For details, refer to the Reset chapter of the *MSC711x Reference Manual*.

Signal	Description		Settings
BM[1-0]	Determines boot mode.	0	Boot from HDI16 port.
		01	Boot from I2C.
		1x	Reserved.
SWTE	Determines watchdog functionality.	0	Watchdog timer disabled.
		1	Watchdog timer enabled.
HDSP	Configures HDI16 strobe polarity.	0	Host Data strobes active low.
		1	Host Data strobes active high.
H8BIT	Configures HDI16 operation mode.	0	HDI16 port configured for 16-bit operation.
		1	HDI16 port configured for 8-bit operation.

Table 31. Reset Configuration Signals

3.4.3 Boot

After a power-on reset, the PLL is bypassed and the device is directly clocked from the CLKIN pin. Using this input clock, the system initializes using the boot loader program that resides in the internal ROM. After initialization, the DSP core can enable the PLL and start the device operating at a higher speed. The MSC7115 can boot from an external host through the HDI16 or download a user program through the I²C port. The boot operating mode is set by configuring the BM[1–0] signals sampled at the rising edge of PORESET, as shown in **Table 32**.

Table 32. Boot Mode Settings

BM1	BM0	Boot Source
0	0	External host via HDI16 with the PLL disabled.
0	1	l ² C.
1	0	External host via the HDI16 with the PLL enabled.
1	1	Reserved.

3.4.3.1 HDI16 Boot

If the MSC7115 device boots from an external host through the HDI16, the port is configured as follows:

- Operate in Non-DMA mode.
- Operate in polled mode on the device side.
- Operate in polled mode on the external host side.
- External host must write four 16-bit values at a time with the first word as the most significant and the fourth word as the least significant.

When booting from a power-on reset, the HDI16 is additionally configurable as follows:

- 8- or 16-bit mode as specified by the H8BIT pin.
- Data strobe as specified by the HDSP and HDDS pins.

These pins are sampled only on the deassertion of power-on reset. During a boot from a hard reset, the configuration of these pins is unaffected.

Note: When the HDI16 is used for booting or other purposes, bit 0 is the least significant bit and not the most significant bit as for other DSP products.



5 Package Information





6 **Product Documentation**

- *MSC711x Reference Manual* (MSC711xRM). Includes functional descriptions of the extended cores and all the internal subsystems including configuration and programming information.
- Application Notes. Cover various programming topics related to the StarCore DSP core and the MSC7115 device.
- *SC140/SC1400 DSP Core Reference Manual*. Covers the SC140 and SC1400 core architecture, control registers, clock registers, program control, and instruction set.

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 +1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com

Document Number: MSC7115 Rev. 11 4/2008 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale™, the Freescale logo, CodeWarrior, fieldBIST, and StarCore are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2004, 2008. All rights reserved.

