# E·XFL

### NXP USA Inc. - MSC7115VM800 Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

#### Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

#### Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

#### Details

Product Status	Obsolete
Туре	SC1400 Core
Interface	Host Interface, I <sup>2</sup> C, UART
Clock Rate	200MHz
Non-Volatile Memory	External
On-Chip RAM	400kB
Voltage - I/O	3.30V
Voltage - Core	1.20V
Operating Temperature	-40°C ~ 105°C (TJ)
Mounting Type	Surface Mount
Package / Case	400-LFBGA
Supplier Device Package	400-LFBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/msc7115vm800

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 1 Pin Assignments

This section includes diagrams of the MSC7115 package ball grid array layouts and pinout allocation tables.

## 1.1 MAP-BGA Ball Layout Diagrams

Top and bottom views of the MAP-BGA package are shown in Figure 2 and Figure 3 with their ball location index numbers.







ssignments

	Signal Names						
Number		S	Software Controlle	d	Hardware	Controlled	
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate	
D13			V <sub>D</sub>	DIO			
D14			V <sub>D</sub>	DIO			
D15			V <sub>D</sub>	DIO			
D16			V <sub>D</sub>	DIO			
D17			V <sub>D</sub>	DC			
D18			N	С			
D19			N	С			
D20			N	С			
E1			GI	ND			
E2			D	26			
E3			D	31			
E4			VD	DM			
E5			VD	DM			
E6			V <sub>D</sub>	DC			
E7	VDDC						
E8			V <sub>D</sub>	DC			
E9	V <sub>DDC</sub>						
E10			VD	DM			
E11			V <sub>D</sub>	DIO			
E12			V <sub>D</sub>	DIO			
E13			V <sub>D</sub>	DIO			
E14			V <sub>D</sub>	DIO			
E15			V <sub>D</sub>	DIO			
E16			V	DC			
E17			V	DC			
E18			N	С			
E19			N	С			
E20			N	С			
F1			VD	DM			
F2			D	15			
F3			D	29			
F4			VD	DC			
F5			V <sub>C</sub>	DC			
F6			V <sub>C</sub>	DC			
F7			GI	ND			
F8			GI	ND			
F9			GI	ND			
F10	V <sub>DDM</sub>						

### Table 1. MSC7115 Signals by Ball Designator (continued)



ssignments

	Signal Names						
Number		S	Software Controlle	ed	Hardware	Controlled	
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate	
M3			C	05			
M4			VD	DM			
M5			VD	DM			
M6			GI	ND			
M7			GI	ND			
M8			GI	ND			
M9			GI	ND			
M10			GI	ND			
M11			GI	ND			
M12			GI	ND			
M13			GI	ND			
M14			GI	ND			
M15			GI	ND			
M16			V <sub>D</sub>	DC			
M17			V	DC			
M18	GPI	IA14	IRQ15	GPOA14	SI	DA	
M19	GPIA12		IRQ3	GPOA12	UTXD		
M20	GPI	IA13	IRQ2	GPOA13	URXD		
N1			Ľ	)4			
N2			C	06			
N3			V <sub>F</sub>	REF			
N4			VD	DM			
N5			VD	DM			
N6			VD	DM			
N7			GI	ND			
N8			GI	ND			
N9			GI	ND			
N10			GI	ND			
N11			GI	ND			
N12			GI	ND			
N13			GI	ND			
N14			GI	ND			
N15			VD	DIO			
N16			V	DC			
N17			V <sub>C</sub>				
N18			CL	KIN			
N19	GPI	IA15	IRQ14	GPOA15	S	CL	
N20			V <sub>SS</sub>	SPLL			

### Table 1. MSC7115 Signals by Ball Designator (continued)



ifications

### 2.2 Recommended Operating Conditions

Table 3 lists recommended operating conditions. Proper device operation outside of these conditions is not guaranteed.

Rating	Symbol	Value	Unit
Core supply voltage	V <sub>DDC</sub>	1.14 to 1.26	V
Memory supply voltage	V <sub>DDM</sub>	2.38 to 2.63	V
PLL supply voltage	V <sub>DDPLL</sub>	1.14 to 1.26	V
I/O supply voltage	V <sub>DDIO</sub>	3.14 to 3.47	V
Reference voltage	V <sub>REF</sub>	1.19 to 1.31	V
Operating temperature range	T <sub>J</sub> T <sub>A</sub>	maximum: 105 minimum: –40	℃ ℃

Table 3. Recommended (	Operating	Conditions
------------------------	-----------	------------

## 2.3 Thermal Characteristics

 Table 4 describes thermal characteristics of the MSC7115 for the MAP-BGA package.

				MAP-BGA	$17 imes 17~\mathrm{mm^5}$	
		Characteristic	Symbol	Natural Convection	200 ft/min (1 m/s) airflow	Unit
Junction-to-ambient <sup>1, 2</sup>		R <sub>θJA</sub>	39	31	°C/W	
Junction-to-ambient, four-layer board <sup>1, 3</sup>		R <sub>θJA</sub>	23	20	°C/W	
Junction-to-board <sup>4</sup>		R <sub>θJB</sub>	12		°C/W	
Junction-to-case <sup>5</sup>		R <sub>θJC</sub>	7		°C/W	
Junction-to-package-top <sup>6</sup>		$\Psi_{JT}$	2		°C/W	
Notes:	1.	Junction temperature is a function of die size temperature, ambient temperature, air flow, resistance.	e, on-chip power diss power dissipation of	sipation, package the other components c	ermal resistance, mou In the board, and boa	unting site (board) Ird thermal
	2.	Per SEMI G38-87 and JEDEC JESD51-2 wi	th the single layer bo	oard horizontal.		
3. Per JEDEC JESD51-6 with the board horizontal.						
<ol> <li>Thermal resistance between the die and the printed circuit board per JEDEC JESD 51-8. Board temperature is measure the top surface of the board near the package.</li> </ol>				are is measured on		
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Meth 1012.1).						SPEC-883 Method
	6.	Thermal characterization parameter indicatir per JEDEC JESD51-2.	ng the temperature di	ifference between pa	ackage top and the ju	nction temperature

#### Table 4. Thermal Characteristics for MAP-BGA Package

Section 3.1, Thermal Design Considerations explains these characteristics in detail.



## 2.5 AC Timings

This section presents timing diagrams and specifications for individual signals and parallel I/O outputs and inputs. All AC timings are based on a 30 pF load, except where noted otherwise, and a 50  $\Omega$  transmission line. For any additional pF, use the following equations to compute the delay:

- Standard interface:  $2.45 + (0.054 \times C_{load})$  ns
- DDR interface:  $1.6 + (0.002 \times C_{load})$  ns

### 2.5.1 Clock and Timing Signals

The following tables describe clock signal characteristics. **Table 7** shows the maximum frequency values for internal (core, reference, and peripherals) and external (CLKO) clocks. You must ensure that maximum frequency values are not exceeded (see for the allowable ranges when using the PLL).

Characteristic	Maximu	m in MHz
Characteristic	Mask Set 1L44X	Mask Set 1M88B
Core clock frequency (CLOCK)	200	266
External output clock frequency (CLKO)	50	67
Memory clock frequency (CK, CK)	100	133
TDM clock frequency (TxRCK, TxTCK)	50	67

#### Table 7. Maximum Frequencies

### Table 8. Clock Frequencies in MHz

Characteristic	Symbol	Min	Max			
Characteristic	Symbol	WIIN	Mask Set 1L44X	Mask Set 1M88B		
CLKIN frequency	F <sub>CLKIN</sub>	10	100	100		
CLOCK frequency	F <sub>CORE</sub>	—	200	266		
CK, CK frequency	F <sub>CK</sub>	—	100	133		
TDMxRCK, TDMxTCK frequency	F <sub>TDMCK</sub>	—	50	50		
CLKO frequency	F <sub>ско</sub>	—	50	67		
AHB/IPBus/APB clock frequency	F <sub>BCK</sub>	—	100	133		
Note: The rise and fall time of external clocks should be	5 ns maximum					

#### Table 9. System Clock Parameters

Characteristic	Min	Мах	Unit
CLKIN frequency	10	100	MHz
CLKIN slope	—	5	ns
CLKIN frequency jitter (peak-to-peak)	—	1000	ps
CLKO frequency jitter (peak-to-peak)	_	150	ps

### 2.5.2 Configuring Clock Frequencies

This section describes important requirements for configuring clock frequencies in the MSC7115 device when using the PLL block. To configure the device clocking, you must program four fields in the Clock Control Register (CLKCTL):

- PLLDVF field. Specifies the PLL division factor. The output of the divider block is the input to the multiplier block.
- PLLMLTF field. Specifies the PLL multiplication factor. The output from the multiplier block is the VCO.
- RNG field. Selects the available PLL frequency range.
- CKSEL field. Selects the source for the core clock.

There are restrictions on the frequency range permitted at the beginning of the multiplication portion of the PLL that affect the allowable values for the PLLDVF and PLLMLTF fields. The following sections define these restrictions and provide guidelines to configure the device clocking when using the PLL. Refer to the Clock and Power Management chapter in the *MSC711x Reference Manual* for details on the clock programming model.



Table 21. TDM Timing

	Expression	Min	Max	Units
IDMxTCK High to TDMxTD output valid		—	14.0	ns
IDMxTD hold time		2.0	—	ns
IDMxTCK High to TDMxTD output high impedance		—	10.0	ns
TDMXTFS/TDMxRFS output valid		—	13.5	ns
TDMxTFS/TDMxRFS output hold time		2.5	—	ns
<ol> <li>Output values are based on 30 pF capacitive load.</li> </ol>				
	DMxTCK High to TDMxTD output valid DMxTD hold time DMxTCK High to TDMxTD output high impedance DMXTFS/TDMxRFS output valid DMxTFS/TDMxRFS output hold time . Output values are based on 30 pF capacitive load.	DMxTCK High to TDMxTD output valid         DMxTD hold time         DMxTCK High to TDMxTD output high impedance         DMxTFS/TDMxRFS output valid         DMxTFS/TDMxRFS output hold time         Output values are based on 30 pF capacitive load.	DMxTCK High to TDMxTD output valid       —         DMxTD hold time       2.0         DMxTCK High to TDMxTD output high impedance       —         DMXTFS/TDMxRFS output valid       —         DMxTFS/TDMxRFS output valid       —         DMxTFS/TDMxRFS output hold time       2.5         Output values are based on 30 pF capacitive load.       —	DMxTCK High to TDMxTD output valid        14.0         DMxTD hold time       2.0          DMxTCK High to TDMxTD output high impedance        10.0         DMXTFS/TDMxRFS output valid        13.5         DMxTFS/TDMxRFS output hold time       2.5          Output values are based on 30 pF capacitive load.        14.0

2. Inputs are referenced to the sampling that the TDM is programmed to use. Outputs are referenced to the programming edge they are programmed to use. Use of the rising edge or falling edge as a reference is programmable. Refer to the MSC711x Reference Manual for details. TDMxTCK and TDMxRCK are shown using the rising edge.



### Figure 8. TDM Receive Signals







Table 22. Host Inter	face (HDI16) Timin	g <sup>1, 2</sup> (continued)
----------------------	--------------------	-------------------------------

No		Characteristics <sup>3</sup>	.44X	4X Mask Set 1M8		Unit			
NO.		Characteristics	Expression	Value	Expression	Value			
Notes	1.	I. T <sub>HCLK</sub> = 2/ (Core Clock). At 200 MHz, T <sub>HCLK</sub> = 10 ns. T <sub>CORE</sub> = core clock period. At 266 MHz, T <sub>CORE</sub> = 3.75 ns.							
	2.	In the timing diagrams below, the controls pins are drawn as	s active low. The pin	polarity is	programmable.				
	3.	$V_{DD} = 3.3 \text{ V} \pm 0.15 \text{ V}$ ; $T_J = -40^{\circ}\text{C}$ to +105 °C, $C_L = 30 \text{ pF}$ for maximum delay timings and $C_L = 0 \text{ pF}$ for minimum delay timings.							
	4.	The read data strobe is HRD/HRD in the dual data strobe mode and HDS/HDS in the single data strobe mode.							
	5.	For 64-bit transfers, The "last data register" is the register at address 0x7, which is the last location to be read or written in data							
		transfers. This is RX0/TX0 in the little endian mode (HBE =	0), or RX3/TX3 in th	e big endia	an mode (HBE = 1).				
	6.	This timing is applicable only if a read from the "last data reg	gister" is followed by	a read from	m the RXL, RXM, or	r RXH regis	sters		
		without first polling RXDF or HREQ bits, or waiting for the as	ssertion of the HREC	Q/HREQ sig	gnal.				
	7.	This timing is applicable only if two consecutive reads from	one of these register	rs are exec	uted.				
	8.	The write data strobe is HWR in the dual data strobe mode	and HDS in the sing	le data stro	obe mode.				
	9.	The data strobe is host read (HRD/HRD) or host write (HWF	R/HWR) in the dual o	data strobe	mode and host dat	a strobe			
		(HDS/HDS) in the single data strobe mode.							
	10.	The host request is HREQ/HREQ in the single host request	mode and HRRQ/H	RRQ and I	HTRQ/HTRQ in the	double hos	st		
		request mode. HRRQ/HRRQ is deasserted only when HOT	X fifo is empty, HTR	Q/HTRQ is	deasserted only if	HORX fifo i	is full		
		(treat as level Host Request).							
	11.	Compute the value using the expression.							
	12.	For mask set 1M88B, the read and write data strobe minimu and dual data strobe modes is based on timings 57 and 58.	um deassertion width	n for non-"la	ast data register" ac	cesses in s	single		

Figure 10 and Figure 11 show HDI16 read signal timing. Figure 12 and Figure 13 show HDI16 write signal timing.



Figure 10. Read Timing Diagram, Single Data Strobe









Figure 14. Host DMA Read Timing Diagram, HPCR[OAD] = 0





Figure 15. Host DMA Write Timing Diagram, HPCR[OAD] = 0



## 2.5.7 I<sup>2</sup>C Timing

No.	Characteristic	Fa	st	
		Min	Мах	Unit
450	SCL clock frequency	0	400	kHz
451	Hold time START condition	(Clock period/2) – 0.3	_	μs
452	SCL low period	(Clock period/2) – 0.3	_	μs
453	SCL high period	(Clock period/2) – 0.1		μs
454	Repeated START set-up time (not shown in figure)	$2 \times 1/F_{BCK}$	_	μs
455	Data hold time	0		μs
456	Data set-up time	250	_	ns
457	SDA and SCL rise time	_	700	ns
458	SDA and SCL fall time	—	300	ns
459	Set-up time for STOP	(Clock period/2) – 0.7	_	μs
460	Bus free time between STOP and START	(Clock period/2) – 0.3	_	μs
Note:	SDA set-up time is referenced to the rising edge of SCL. SD on SDA and SCL is 400 pF.	A hold time is referenced to the	e falling edge of SCL. Load cap	bacitance

Table 23. I<sup>2</sup>C Timing



Figure 16. I<sup>2</sup>C Timing Diagram



### 2.5.8 UART Timing

No.	Characteristics	Expression	Mask Set 1L44X		Mask Set 1M88B		Unit
			Min	Max	Min	Max	
	Internal bus clock (APBCLK)	F <sub>CORE</sub> /2	—	100	—	133	MHz
_	Internal bus clock period (1/APBCLK)	T <sub>APBCLK</sub>	10.0	_	7.52	_	ns
400	URXD and UTXD inputs high/low duration	$16 \times T_{APBCLK}$	160.0	_	120.3	_	ns
401	URXD and UTXD inputs rise/fall time		_	5	_	5	ns
402	UTXD output rise/fall time		—	5		5	ns

#### Table 24. UART Timing



Figure 17. UART Input Timing



Figure 18. UART Output Timing

### 2.5.9 EE Timing

#### Table 25. EE0 Timing

Number		Characteristics	Туре	Min	
65		EE0 input to the core	Asynchronous	4 core clock periods	
66		EE0 output from the core	Synchronous to core clock	1 core clock period	
Notes: 1.	1. The core clock is the SC1400 core clock. The ratio between the core clock and CLKOUT is configured during power-on-r		OUT is configured during power-on-reset.		
2. Configure the direction of the EE pin in the EE_CTRL register (see the SC1400 Core Reference M		Reference Manual for details.			
3. Refer to Table 15 for details on EE pin function		er to Table 15 for details on EE pin funct	tionality.		

Figure 19 shows the signal behavior of the EE pin.



Figure 19. EE Pin Timing



### 2.5.10 Event Timing

### Table 26. EVNT Signal Timing

Number			Characteristics	Туре	Min
67			EVNT as input	Asynchronous	$1.5 \times APBCLK$ periods
68			EVNT as output	Synchronous to core clock	1 APBCLK period
Notes:	1.	Ref	Refer to <b>Table 24</b> for a definition of the APBCLK period.		
	2.	Direction of the EVNT signal is configured through the GPIO and Event port registers.			
	3.	. Refer to the MSC711x Reference Manual for details on EVNT pin functionality.			

Figure 20 shows the signal behavior of the EVNT pin.



#### Figure 20. EVNT Pin Timing

### 2.5.11 GPIO Timing

### Table 27. GPIO Signal Timing<sup>1,2,3</sup>

Number	Characteristics	Туре	Min
601	GPI <sup>4.5</sup>	Asynchronous	1.5 × APBCLK periods
602	GPO <sup>5</sup>	Synchronous to core clock	1 APBCLK period
603	Port A edge-sensitive interrupt	Asynchronous	$1.5 \times APBCLK$ periods
604	Port A level-sensitive interrupt	Asynchronous	$3  imes APBCLK \text{ periods}^6$
<ol> <li>Notes:         <ol> <li>Refer to Table 24 for a definition of the APBCLK period.</li> <li>Direction of the GPIO signal is configured through the GPIO port registers.</li> <li>Refer to <i>MSC711x Reference Manual</i> for details on GPIO pin functionality.</li> <li>GPI data is synchronized to the APBCLK internally and the minimum listed is the capability of the hardware into a register when the GPA_DR is read. The specification is not tested due to the asynchronous nature of dependence on the state of the DSP core. It is guaranteed by design.</li> </ol> </li> <li>The input and output signals cannot toggle faster than 50 MHz.</li> </ol>		ability of the hardware to capture data synchronous nature of the input and	
acknowledged.		v unui the system determines (via the ser	nce routine) that the interrupt is

Figure 21 shows the signal behavior of the GPI/GPO pin.





ware Design Considerations

## 3 Hardware Design Considerations

This section described various areas to consider when incorporating the MSC7115 device into a system design.

### 3.1 Thermal Design Considerations

An estimation of the chip-junction temperature, T<sub>J</sub>, in °C can be obtained from the following:

$$T_J = T_A + (R_{\bigcup JA} \times P_D) \qquad \qquad Eqn. \ I$$

where

 $T_A$  = ambient temperature near the package (°C)

 $R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)

 $P_D = P_{INT} + P_{I/O} =$  power dissipation in the package (W)

 $P_{INT} = I_{DD} \times V_{DD}$  = internal power dissipation (W)

 $P_{I/O}$  = power dissipated from device on output pins (W)

The power dissipation values for the MSC7115 are listed in **Table 4**. The ambient temperature for the device is the air temperature in the immediate vicinity that would cool the device. The junction-to-ambient thermal resistances are JEDEC standard values that provide a quick and easy estimation of thermal performance. There are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. The value that more closely approximates a specific application depends on the power dissipated by other components on the printed circuit board (PCB). The value obtained using a single layer board is appropriate for tightly packed PCB configurations. The value obtained using a board with internal planes is more appropriate for boards with low power dissipation (less than  $0.02 \text{ W/cm}^2$  with natural convection) and well separated components. Based on an estimation of junction temperature using this technique, determine whether a more detailed thermal analysis is required. Standard thermal management techniques can be used to maintain the device thermal junction temperature below its maximum. If T<sub>J</sub> appears to be too high, either lower the ambient temperature or the power dissipation of the chip.

You can verify the junction temperature by measuring the case temperature using a small diameter thermocouple (40 gauge is recommended) or an infrared temperature sensor on a spot on the device case. Use the following equation to determine  $T_I$ :

$$T_J = T_T + (\Psi_{JT} \times P_D)$$
 Eqn. 2

where

 $T_T$  = thermocouple (or infrared) temperature on top of the package (°C)  $\Psi_{JT}$  = thermal characterization parameter (°C/W)  $P_D$  = power dissipation in the package (W)



### 3.2.2.4 Case 4

The power-up sequence is as follows:

- 1. Turn on the  $V_{DDIO}$  (3.3 V) supply first.
- 2. Turn on the  $V_{DDC}$  (1.2 V),  $V_{DDM}$  (2.5 V), and  $V_{REF}$  (1.25 V) supplies simultaneously (second).

Note: Make sure that the time interval between the ramp-up of  $V_{DDIO}$  and  $V_{DDC}$  is less than 10 ms.

The power-down sequence is as follows:

- 1. Turn off the V<sub>DDC</sub> (1.2 V), V<sub>REF</sub> (1.25 V), and V<sub>DDM</sub> (2.5 V) supplies simultaneously (first).
- 2. Turn of the  $V_{DDIO}$  (3.3 V) supply last.

Use the following guidelines:

- Make sure that the time interval between the ramp-up or ramp-down time for  $V_{DDC}$  and  $V_{DDM}$  is less than 10 ms for power-up and power-down.
- Refer to **Figure 29** for relative timing for Case 4.



Figure 29. Voltage Sequencing Case 4



ware Design Considerations

### 3.2.7 Power Supply Design

One of the most common ways to derive power is to use either a simple fixed or adjustable linear regulator. For the system I/O voltage supply, a simple fixed 3.3 V supply can be used. However, a separate adjustable linear regulator supply for the core voltage  $V_{DDC}$  should be implemented. For the memory power supply, regulators are available that take care of all DDR power requirements.

Supply	Symbol	Nominal Voltage	Current Rating
Core	V <sub>DDC</sub>	1.2 V	1.5 A per device
Memory	V <sub>DDM</sub>	2.5 V	0.5 A per device
Reference	V <sub>REF</sub>	1.25 V	10 µA per device
I/O	V <sub>DDIO</sub>	3.3 V	1.0 A per device

Table 30	. Recommended	Power	Supply	Ratings
----------	---------------	-------	--------	---------

### 3.3 Estimated Power Usage Calculations

The following equations permit estimated power usage to be calculated for individual design conditions. Overall power is derived by totaling the power used by each of the major subsystems:

$$P_{TOTAL} = P_{CORE} + P_{PERIPHERALS} + P_{DDRIO} + P_{IO} + P_{LEAKAGE}$$
 Eqn. 3

This equation combines dynamic and static power. Dynamic power is determined using the generic equation:

$$C \times V^2 \times F \times 10^{-3} mW$$
 Eqn. 4

where,

C = load capacitance in pF

V = peak-to-peak voltage swing in V

F = frequency in MHz

### 3.3.1 Core Power

Estimation of core power is straightforward. It uses the generic dynamic power equation and assumes that the core load capacitance is 750 pF, core voltage swing is 1.2 V, and the core frequency is 200 MHz or 266 MHz. This yields:

$$P_{CORE} = 750 \ pF \times (1.2 \ V)^2 \times 200 \ MHz \times 10^{-3} = 216 \ mW$$
 Eqn. 5

$$P_{CORE} = 750 \ pF \times (1.2 \ V)^2 \times 266 \ MHz \times 10^{-3} = 287 \ mW$$
 Eqn. 6

This equation allows for adjustments to voltage and frequency if necessary.

NP

ware Design Considerations

### 3.3.4 External I/O Power

The estimation of the I/O power is similar to the computation of the peripheral power estimates. The power consumption per signal line is computed assuming a maximum load of 20 pF, a voltage swing of 3.3 V, and a switching frequency of 25 MHz or 33 MHz, which yields:

$$P_{IO} = 20 \ pF \times (3.3 \ V)^2 \times 25 \ MHz \times 10^{-3} = 5.44 \ mW \ per I/O \ line$$
 Eqn. 16

$$P_{IO} = 20 \ pF \times (3.3 \ V)^2 \times 33 \ MHz \times 10^{-3} = 7.19 \ mW \ per I/O \ line$$
 Eqn. 17

Multiply this number by the number of I/O signal lines used in the application design to compute the total I/O power.

**Note:** The signal loading depends on the board routing. For systems using a single DDR device, the load could be as low as 7 pF.

### 3.3.5 Leakage Power

The leakage power is for all power supplies combined at a specific temperature. The value is temperature dependent. The observed leakage value at room temperature is 64 mW.

### 3.3.6 Example Total Power Consumption

Using the examples in this section and assuming four peripherals and 10 I/O lines active, a total power consumption value is estimated as the following:

$$P_{TOTAL} (200 \text{ MHz core}) = 216 + (4 \times 2.88) + 324, 2 + (10 \times 5.44) + 64 = 670.12 \text{ mW}$$
 Eqn. 18

 $P_{TOTAL}$  (266 MHz core) = 287 + (4 × 3.83) + 326.3 + (10 × 7.19) + 64 = 764.52 mW Eqn. 19

### 3.4 Reset and Boot

This section describes the recommendations for configuring the MSC7115 at reset and boot.

### 3.4.1 Reset Circuit

**HRESET** is a bidirectional signal and, if driven as an input, should be driven with an open collector or open-drain device. For an open-drain output such as **HRESET**, take care when driving many buffers that implement input bus-hold circuitry. The bus-hold currents can cause enough voltage drop across the pull-up resistor to change the logic level to low. Either a smaller value of pull-up or less current loading from the bus-hold drivers overcomes this issue. To avoid exceeding the MSC7115 output current, the pull-up value should not be too small (a 1 K $\Omega$  pull-up resistor is used in the MSC711xADS reference design).

ware Design Considerations

### 3.4.3.2 I<sup>2</sup>C Boot

When the MSC7115 device is configured to boot from the  $I^2C$  port, the boot program configures the GPIO pins shared with the  $I^2C$  pins as  $I^2C$  pins. The  $I^2C$  interface is configured as follows:

- I<sup>2</sup>C in master mode.
- EPROM in slave mode.

For details on the boot procedure, see the "Boot Program" chapter of the MSC711x Reference Manual.

## 3.5 DDR Memory System Guidelines

MSC7115 devices contain a memory controller that provides a glueless interface to external double data rate (DDR) SDRAM memory modules with Class 2 Series Stub Termination Logic 2.5 V (SSTL\_2). There are two termination techniques, as shown in Figure 32. Technique B is the most popular termination technique.



Figure 32. SSTL Termination Techniques

Figure 33 illustrates the power wattage for the resistors. Typical values for the resistors are as follows:

- $RS = 22 \Omega$
- $RT = 24 \Omega$





Figure 33. SSTL Power Value

### 3.5.1 V<sub>REF</sub> and V<sub>TT</sub> Design Constraints

 $V_{TT}$  and  $V_{REF}$  are isolated power supplies at the same voltage, with  $V_{TT}$  as a high current power source. This section outlines the voltage supply design needs and goals:

- Minimize the noise on both rails.
- V<sub>TT</sub> must track variation in the V<sub>REF</sub> DC offsets. Although they are isolated supplies, one possible solution is to use a single IC to generate both signals.
- Both references should have minimal drift over temperature and source supply.
- It is important to minimize the noise from coupling onto V<sub>REF</sub> as follows:
  - Isolate V<sub>REF</sub> and shield it with a ground trace.
  - Use 15–20 mm track.
  - Use 20–30 mm clearance between other traces for isolating.
  - Use the outer layer route when possible.
  - Use distributed decoupling to localize transient currents and return path and decouple with an inductance less than 3 nH.
- Max source/sink transient currents of up to 1.8 A for a 32-bit data bus.
- Use a wide island trace on the outer layer:
  - Place the island at the end of the bus.
  - Decouple both ends of the bus.
  - Use distributed decoupling across the island.
  - Place SSTL termination resistors inside the V<sub>TT</sub> island and ensure a good, solid connection.
- Place the V<sub>TT</sub> regulator as closely as possible to the termination island.
  - Reduce inductance and return path.
  - Tie current sense pin at the midpoint of the island.

### 3.5.2 Decoupling

The DDR decoupling considerations are as follows:

- DDR memory requires significantly more burst current than previous SDRAMs.
- In the worst case, up to 64 drivers may be switching states.
- Pay special attention and decouple discrete ICs per manufacturer guidelines.
- Leverage V<sub>TT</sub> island topology to minimize the number of capacitors required to supply the burst current needs of the termination rail.
- See the Micron DesignLine publication entitled *Decoupling Capacitor Calculation for a DDR Memory Channel* (http://download.micron.com/pdf/pubs/designline/3Q00dll-4.pdf).

## 7 Revision History

Table 33 provides a revision history for this data sheet.

Table 33.	Document	Revision	History
-----------	----------	----------	---------

Revision	Date	Description
0	Apr 2004	Initial public release.
1	May 2004	Added ordering information and new package options.
2	Aug. 2004	<ul> <li>Updated clock parameter values.</li> <li>Updated DDR timing specifications.</li> <li>Updated I<sup>2</sup>C timing specifications.</li> </ul>
3	Sep. 2004	<ul> <li>Updated Figures 1-2 and 1-2 to correct HDSP and DBREQ.</li> <li>Corrected EE0 port reference.</li> <li>Updated ball location for HDSP.</li> </ul>
4	Jan. 2005	<ul> <li>Added signal HA3.</li> <li>Updated absolute maximum ratings, DDR DRAM capacitance specifications, clock parameters, reset timing, and TDM timing.</li> <li>Added note for timing reference for I<sup>2</sup>C interface.</li> <li>Expanded GPIO timing information.</li> <li>Corrected pin T20 and K20 signal designation.</li> <li>Corrected signal names to GPAO15 and IRQ2.</li> <li>Expanded design guidelines in Chapter 4.</li> </ul>
5	Mar. 2005	<ul> <li>Updated features list.</li> <li>Updated power specifications.</li> <li>Changed CLKIN frequency range.</li> <li>Added clock configuration information.</li> <li>Updated JTAG timings.</li> </ul>
6	Apr. 2005	Added recommended power supply ratings and updated equations to estimate power consumption.
7	Oct. 2005	Updated core and total power consumption examples.
8	Dec. 2005	• Added information about signals GPIOA16, GPIOA17, GPIOA27, GPIOA28, and GPIOA29 to signal description and pinout location lists.
9	Nov. 2006	<ul> <li>Updated Reference Manual reference to MSC711x Reference Manual.</li> <li>Updated arrows in Host DMA Writing Timing figure.</li> <li>Updated boot overview.</li> </ul>
10	Aug. 2007	<ul> <li>Updated to new data sheet format. Reorganized and renumbered sections, figures, and tables.</li> <li>Added a note to clarify the definition of TCK timing 700 in new Table 31.</li> <li>The power-up and power-down sequences have been expanded to five possible design scenarios/cases. These cases replace the previously recommended power-up/power-down sequence recommendations. The section has been clarified by adding subsection headings.</li> </ul>
11	Apr 2008	• Change the PLL filter resistor from 20 $\Omega$ to 2 $\Omega$ in Section 3.2.5.

#### How to Reach Us:

Home Page: www.freescale.com

#### Web Support: http://www.freescale.com/support

#### USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 +1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com

Document Number: MSC7115 Rev. 11 4/2008 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale™, the Freescale logo, CodeWarrior, fieldBIST, and StarCore are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2004, 2008. All rights reserved.

