

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	80C51
Core Size	8-Bit
Speed	40MHz
Connectivity	SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	32
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.2K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-VQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/t89c51rc2-rltim

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Table 3. Pin Description for 40 - 44 Pin Packages (Continued)

	Pin Num	ber						
Mnemonic	DIL	LCC	VQFP44 1.4	Туре	Name and Function			
				I/O	CEX4: Capture/Compare External I/O for PCA module 4			
P1.0 - P1.7				I/O	MOSI: SPI Master Output Slave Input line			
					When SPI is in master mode, MOSI outputs data to the slave peripheral. When SPI is in slave mode, MOSI receives data from the master controller.			
XTAL1	19	21	15	I	<b>Crystal 1:</b> Input to the inverting oscillator amplifier and input to the internal clock generator circuits.			
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier			
P2.0 - P2.7	21 - 28	24 - 31	18 - 25	1/0	Port 2: Port 2 is an 8 - bit bidirectional I/O port with internal pull - ups. Port 2 pins that have 1s written to them are pulled high by the internal pull - ups and can be used as inputs. As inputs, Port 2 pins that are externally pulled low will source current because of the internal pull - ups. Port 2 emits the high - order address byte during fetches from external program memory and during accesses to external data memory that use 16 - bit addresses (MOVX @DPTR). In this application, it uses strong internal pull - ups emitting 1s. During accesses to external data memory that use 8 - bit addresses (MOVX @Ri), port 2 emits the contents of the P2 SFR. Some Port 2 pins receive the high order address bits during EPROM programming and verification: P2.0 to P2.5 for 16 KB devices			
P3.0 - P3.7	10 - 17	11, 13 - 19	5, 7 - 13	I/O	<b>Port 3:</b> Port 3 is an 8 - bit bidirectional I/O port with internal pull - ups. Port 3 pins that have 1s written to them are pulled high by the internal pull - ups and can be used as inputs. As inputs, Port 3 pins that are externally pulled low will source current because of the internal pull - ups. Port 3 also serves the special features of the 80C51 family, as listed below.			
	10	11	5	I	RXD (P3.0): Serial input port			
	11	13	7	0	TXD (P3.1): Serial output port			
	12	14	8	I	INTO (P3.2): External interrupt 0			
	13	15	9	I	INT1 (P3.3): External interrupt 1			
	14	16	10	I	T0 (P3.4): Timer 0 external input			
	15	17	11	I	T1 (P3.5): Timer 1 external input			
	16	18	12	0	WR (P3.6): External data memory write strobe			
	17	19	13	0	RD (P3.7): External data memory read strobe			
RST	9	10	4	I/O	<b>Reset:</b> A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to $V_{SS}$ permits a power - on reset using only an external capacitor to $V_{CC}$ . This pin is an output when the hardware watchdog forces a system reset.			
ALE/PROG	30	33	27	O (I)	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 (1/3 in X2 mode) the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during Flash programming. ALE can be disabled by setting SFR's AUXR. 0 bit. With this bit set, ALE will be inactive during internal fetches.			





# Table 7. CKCON1 Register

CKCON1 - Clock Control Register (AFh)

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	SPIX2
Bit Number	Bit Mnemonic	Description					
7	-	Reserved					
6	-	Reserved					
5	-	Reserved					
4	-	Reserved					
3	-	Reserved					
2	-	Reserved					
1	-	Reserved					
0	SPIX2	this bit has no Clear to sele	o effect). ct 6 clock peri	ods per peripl	e CPU clock > neral clock cyc eral clock cyc	cle.	n X2 is low,

Reset Value = XXXX XXX0b Not bit addressable



# Registers

## Table 10. AUXR Register

AUXR - Auxiliary Register (8Eh)

7	6	5	4	3	2	1	0	
-	-	МО	-	XRS1	XRS0	EXTRAM	AO	
Bit Number	Bit Mnemonic	Description						
7	-	<b>Reserved</b> The value re	ad from this b	it is indetermir	nate. Do not s	et this bit.		
6	-	<b>Reserved</b> The value re	ad from this b	it is indetermir	nate. Do not s	et this bit.		
5	МО	periods (defa	tretch MOVX ( ault).	control: the Rl				
4	-	<b>Reserved</b> The value re	ad from this b	it is indetermir	nate. Do not s	et this bit.		
3	XRS1	XRAM Size						
2	XRS0	XRS1 2 0 0 0 1 1 0 1 1	) 256 512 ) 768	<u>M size</u> bytes (default) bytes bytes 4 bytes	1			
1	EXTRAM	EXTRAM bit Cleared to access internal XRAM using movx @ Ri/ @ DPTR. Set to access external memory. Programmed by hardware after Power-up regarding Hardware Security Byte (HSB), default setting, XRAM selected.						
0	AO	Cleared, ALI X2 mode is t	ALE Output bit Cleared, ALE is emitted at a constant rate of 1/6 the oscillator frequency (or 1/3 if X2 mode is used). (default) Set, ALE is active only during a MOVX or MOVC instruction is used.					

Reset Value = XX0X 00'HSB. XRAM'0b (See Table 69) Not bit addressable

Timer 2	The Timer 2 in the T89C51RB2/RC2 is the standard C52 Timer 2. It is a 16-bit timer/counter: the count is maintained by two eight-bit timer registers, TH2 and TL2 are cascaded. It is controlled by T2CON (Table 11) and T2MOD (Table 12) registers. Timer 2 operation is similar to Timer 0 and Timer 1.C/T2 selects $F_{OSC}/12$ (timer operation) or external pin T2 (counter operation) as the timer clock input. Setting TR2 allows TL2 to increment by the selected input.
	Timer 2 has 3 operating modes: capture, autoreload and Baud Rate Generator. These modes are selected by the combination of RCLK, TCLK and CP/RL2 (T2CON).
	Refer to the Atmel 8-bit Microcontroller Hardware description for the description of Cap- ture and Baud Rate Generator Modes.
	Timer 2 includes the following enhancements:
	Auto-reload mode with up or down counter
	Programmable clock-output
Auto-Reload Mode	The auto-reload mode configures Timer 2 as a 16-bit timer or event counter with auto- matic reload. If DCEN bit in T2MOD is cleared, Timer 2 behaves as in 80C52 (refer to the Atmel C51 Microcontroller Hardware description). If DCEN bit is set, Timer 2 acts as an Up/down timer/counter as shown in Figure 8. In this mode the T2EX pin controls the direction of count.
	When T2EX is high, Timer 2 counts up. Timer overflow occurs at FFFFh which sets the TF2 flag and generates an interrupt request. The overflow also causes the 16-bit value in RCAP2H and RCAP2L registers to be loaded into the timer registers TH2 and TL2.
	When T2EX is low, Timer 2 counts down. Timer underflow occurs when the count in the timer registers TH2 and TL2 equals the value stored in RCAP2H and RCAP2L registers. The underflow sets TF2 flag and reloads FFFFh into the timer registers.
	The EXF2 bit toggles when Timer 2 overflows or underflows according to the direction of the count. EXF2 does not generate any interrupt. This bit can be used to provide 17-bit resolution.



 Table 18. CCAPnL Registers (n = 0-4)

CCAP0L - PCA Module 0 Compare/Capture Control Register Low (0EAh)

CCAP1L - PCA Module 1 Compare/Capture Control Register Low (0EBh)

CCAP2L - PCA Module 2 Compare/Capture Control Register Low (0ECh)

CCAP3L - PCA Module 3 Compare/Capture Control Register Low (0EDh)

CCAP4L - PCA Module 4 Compare/Capture Control Register Low (0EEh)

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-
Bit Number	Bit Mnemonic	Description					
7-0	-	PCA Module CCAPnL Val		/Capture Con	itrol		

Reset Value = 0000 0000b Not bit addressable

### Table 19. CH Register

CH - PCA Counter Register High (0F9h)

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-
Bit Number	Bit Mnemonic	Description					
7-0	-	PCA counte CH Value	r				

Reset Value = 0000 0000b Not bit addressable

### Table 20. CL Register

CL - PCA Counter Register Low (0E9h)

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-
Bit Number	Bit Mnemonic	Description					
7-0	-	PCA Counte CL Value	er				


Reset Value = 0000 0000b Not bit addressable



# Pulse Width Modulator Mode

All of the PCA modules can be used as PWM outputs. Figure 15 shows the PWM function. The frequency of the output depends on the source for the PCA timer. All of the modules will have the same frequency of output because they all share the PCA timer. The duty cycle of each module is independently variable using the module's capture register CCAPLn. When the value of the PCA CL SFR is less than the value in the module's CCAPLn SFR the output will be low, when it is equal to or greater than the output will be high. When CL overflows from FF to 00, CCAPLn is reloaded with the value in CCAPHn. This allows updating the PWM without glitches. The PWM and ECOM bits in the module's CCAPMn register must be set to enable the PWM mode.





**PCA Watchdog Timer** An on-board watchdog timer is available with the PCA to improve the reliability of the system without increasing chip count. Watchdog timers are useful for systems that are susceptible to noise, power glitches, or electrostatic discharge. Module 4 is the only PCA module that can be programmed as a watchdog. However, this module can still be used for other modes if the watchdog is not needed. Figure 13 shows a diagram of how the watchdog works. The user pre-loads a 16-bit value in the compare registers. Just like the other compare modes, this 16-bit value is compared to the PCA timer value. If a match is allowed to occur, an internal reset will be generated. This will not cause the RST pin to be driven high.

In order to hold off the reset, the user has three options:

- periodically change the compare value so it will never match the PCA timer,
- periodically change the PCA timer value so it will never match the compare values, or
- disable the watchdog by clearing the WDTE bit before a match occurs and then reenable it.

The first two options are more reliable because the watchdog timer is never disabled as in option #3.If the program counter ever goes astray, a match will eventually occur and





	Figure 18. UART Timings in Modes 2 and 3						
	Start Start	Data byte	→ → → → Ninth Stop bit bit				
	RI						
	SMOD0=0						
	RI SMOD0=1		]				
	FE SMOD0=1		·				
	SMOD0=1						
Automatic Address Recognition	nication feature is enabled (S Implemented in hardware, au communication feature by a incoming command frame. C receiver sets RI bit in SCON r is not interrupted by comman If desired, the user may enab this configuration, the stop bit the received command frame by a valid stop bit.	M2 bit in SCON register is utomatic address recognitio allowing the serial port to Only when the serial port re- register to generate an inter of frames addressed to othe ole the automatic address r t takes the place of the ninth address matches the devi	examine the address of each ecognizes its own address, the rupt. This ensures that the CPU				
			ddress recognition features cannot register in mode 0 has no effect).				
Given Address	register is a mask byte that device's given address. The o slaves at a time. The followin	t contains don't-care bits ( don't-care bits provide the fl g example illustrates how a	in SADDR register; the SADEN (defined by zeros) to form the lexibility to address one or more a given address is formed. DEN mask byte must be 1111				
	The following is an example of Slave A:SADDR1111 0001b <u>SADEN1111 1010b</u> Given1111 0X0Xb	of how to use given address	ses to address different slaves:				
	Slave B:SADDR1111 0011b <u>SADEN1111 1001b</u> Given1111 0XX1b						
	Slave C:SADDR1111 0010b <u>SADEN1111 1101b</u> Given1111 00X1b						



# Table 32. PCON Register

PCON - Power Control Register (87h)

7	6	5	4	3	2	1	0					
SMOD1	SMOD0	-	POF	GF1	GF0	PD	IDL					
Bit Number	Bit Mnemonic			Desc	ription							
7	SMOD1		<b>Mode bit 1 fc</b> t double baud	or UART	1, 2 or 3.							
6	SMOD0	Cleared to s	<b>Mode bit 0 fo</b> elect SM0 bit t FE bit in SC0	in SCON regis	ster.							
5	-	Reserved The value re	ead from this t	oit is indetermi	nate. Do not s	et this bit.						
4	POF		ecognize next ware when VC		) to its nomina	ıl voltage. Car	n also be set					
3	GF1	-	user for gener	al purpose usa irpose usage.	age.							
2	GF0	Cleared by	General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage.									
1	PD	Cleared by I	Power-Down mode bit Cleared by hardware when reset occurs. Set to enter power-down mode.									
0	IDL	Cleared by I	nardware whe	n interrupt or i	eset occurs.		Idle mode bit Cleared by hardware when interrupt or reset occurs. Set to enter idle mode.					

Reset Value = 00X1 0000b Not bit addressable

Power-off flag reset value will be 1 only after a power on (cold reset). A warm reset doesn't affect the value of this bit.

# Interrupt System

The <u>T89C51RB2/RC2</u> has a total of 10 interrupt vectors: two external interrupts ( $\overline{INT0}$  and  $\overline{INT1}$ ), three timer interrupts (timers 0, 1 and 2), the serial port interrupt, SPI interrupt, Keyboard interrupt and the PCA global interrupt. These interrupts are shown in Figure 21.




Figure 21. Interrupt Control System

Each of the interrupt sources can be individually enabled or disabled by setting or clearing a bit in the Interrupt Enable register (Table 38 and Table 36). This register also contains a global disable bit, which must be cleared to disable all interrupts at once.

Each interrupt source can also be individually programmed to one out of four priority levels by setting or clearing a bit in the Interrupt Priority register (Table 39) and in the Interrupt Priority High register (Table 37 and Table 38) shows the bit values and priority levels associated with each combination.



# Interrupt Sources and Vector Addresses

# Table 41. Interrupt Sources and Vector Addresses

Number	Polling Priority	Interrupt Source	Interrupt Request	Vector Address
0	0	Reset		0000h
1	1	INTO	IE0	0003h
2	2	Timer 0	TF0	000Bh
3	3	INT1	IE1	0013h
4	4	Timer 1	IF1	001Bh
5	6	UART	RI+TI	0023h
6	7	Timer 2	TF2+EXF2	002Bh
7	5	PCA	CF + CCFn (n = 0-4)	0033h
8	8	Keyboard	KBDIT	003Bh
9	9	SPI	SPIIT	004Bh

# **Keyboard Interface**

The T89C51RB2/RC2 implements a keyboard interface allowing the connection of a 8 x n matrix keyboard. It is based on 8 inputs with programmable interrupt capability on both high or low level. These inputs are available as alternate function of P1 and allow to exit from idle and power down modes.

The keyboard interface interfaces with the C51 core through 3 special function registers: KBLS, the Keyboard Level Selection register (Table 44), KBE, The Keyboard interrupt Enable register (Table 43), and KBF, the Keyboard Flag register (Table 42).

Interrupt The keyboard inputs are considered as 8 independent interrupt sources sharing the same interrupt vector. An interrupt enable bit (KBD in IE1) allows global enable or disable of the keyboard interrupt (see Figure 22). As detailed in Figure 23 each keyboard input has the capability to detect a programmable level according to KBLS. x bit value. Level detection is then reported in interrupt flags KBF. x that can be masked by software using KBE. x bits.

This structure allow keyboard arrangement from 1 by n to 8 by n matrix and allow usage of P1 inputs for other purpose.





Figure 22. Keyboard Interface Block Diagram

Figure 23. Keyboard Input Circuitry



#### **Power Reduction Mode**

P1 inputs allow exit from idle and power down modes as detailed in Section "Powerdown Mode", page 75.



# Table 43. KBE Register

KBE-Keyboard Input Enable Register (9Dh)

7	6	5	4	3	2	1	0	
KBE7	KBE6	KBE5	KBE4	KBE3	KBE2	KBE1	KBE0	
Bit Number	Bit Mnemonic	Description						
7	KBE7	Cleared to en	n <b>e 7 Enable I</b> nable standar e KBF. 7 bit in	d I/O pin.	to generate ar	n interrupt req	uest.	
6	KBE6	Cleared to en	ne 6 Enable I nable standar e KBF. 6 bit in	d I/O pin.	to generate ar	n interrupt req	uest.	
5	KBE5	Cleared to en	ne 5 Enable I nable standar e KBF. 5 bit in	d I/O pin.	to generate ar	n interrupt req	uest.	
4	KBE4	Cleared to en	n <b>e 4 Enable I</b> nable standar e KBF. 4 bit in	d I/O pin.	to generate ar	n interrupt req	uest.	
3	KBE3	Cleared to en	ne 3 Enable I nable standar e KBF. 3 bit in	d I/O pin.	to generate ar	n interrupt req	uest.	
2	KBE2	Cleared to en	n <b>e 2 Enable I</b> nable standar e KBF. 2 bit in	d I/O pin.	to generate ar	n interrupt req	uest.	
1	KBE1	Cleared to en	Keyboard line 1 Enable bit Cleared to enable standard I/O pin. Set to enable KBF. 1 bit in KBF register to generate an interrupt request.					
0	KBE0	Cleared to en	n <b>e 0 Enable I</b> nable standar e KBF. 0 bit in	d I/O pin.	to generate ar	n interrupt req	uest.	

Reset Value= 0000 0000b





# Table 44. KBLS Register

KBLS-Keyboard Level Selector Register (9Ch)

7	6	5	4	3	2	1	0
KBLS7	KBLS6	KBLS5	KBLS4	KBLS3	KBLS2	KBLS1	KBLS0
Bit Number	Bit Mnemonic	Description					
7	KBLS7	Cleared to en		election bit vel detection of detection on P			
6	KBLS6	Cleared to en		election bit vel detection of detection on P			
5	KBLS5	Cleared to en	<b>Keyboard line 5 Level Selection bit</b> Cleared to enable a low level detection on Port line 5. Set to enable a high level detection on Port line 5.				
4	KBLS4	Cleared to en	<b>Keyboard line 4 Level Selection bit</b> Cleared to enable a low level detection on Port line 4. Set to enable a high level detection on Port line 4.				
3	KBLS3	Cleared to en	<b>Keyboard line 3 Level Selection bit</b> Cleared to enable a low level detection on Port line 3. Set to enable a high level detection on Port line 3.				
2	KBLS2	Cleared to en	<b>Keyboard line 2 Level Selection bit</b> Cleared to enable a low level detection on Port line 2. Set to enable a high level detection on Port line 2.				
1	KBLS1	Cleared to en	<b>Keyboard line 1 Level Selection bit</b> Cleared to enable a low level detection on Port line 1. Set to enable a high level detection on Port line 1.				
0	KBLS0	Cleared to en	Keyboard line 0 Level Selection bit Cleared to enable a low level detection on Port line 0. Set to enable a high level detection on Port line 0.				

Reset Value= 0000 0000b

#### Table 51. WDTPRG Register

WDTPRG - Watchdog Timer Out Register (0A7h)

7	6	5		4	3	2	1	0
-	-	-		-	-	S2	S1	S0
Bit Number	Bit Mnemonic	Descrip	tion					
7	-							
6	-							
5	-	Reserve The value		from this bi	t is undetermi	ned. Do not tr	y to set this bi	t.
4	-		The value read from this bit is undetermined. Do not try to set this bit.					
3	-							
2	S2	WDT Ti	me-out	select bit	2			
1	S1	WDT Ti	me-out	select bit	1			
0	S0	WDT Ti	me-out	select bit	0			
		S2         S1           0         0           0         1           0         1           1         0           1         1           1         1           1         1	0 1 0 1 0 1	$\begin{array}{c} (2^{14} - 1) \\ (2^{15} - 1) \\ (2^{16} - 1) \\ (2^{17} - 1) \\ (2^{18} - 1) \\ (2^{19} - 1) \\ (2^{20} - 1) \end{array}$	Time-out machine cycle machine cycle machine cycle machine cycle machine cycle machine cycle machine cycle machine cycle	es, 32.7 ms @ es, 65. 5 ms @ es, 131 ms @ es, 262 ms @ es, 542 ms @ es, 1.05 s @ F	$\begin{array}{l} $\mathbb{P}_{\text{OSCA}}=12 \text{ M} \\ $\mathbb{P}_{\text{OSC}}=12 \text{ M} \\ $\mathbb{P}_{\text{OSC}}=12$	Hz 1Hz 1z 1z 1z z

Reset value XXXX X000


# WDT During Power Down and Idle


In Power Down mode the oscillator stops, which means the WDT also stops. While in Power Down mode the user does not need to service the WDT. There are 2 methods of exiting Power Down mode: by a hardware reset or via a level activated external interrupt which is enabled prior to entering Power Down mode. When Power Down is exited with hardware reset, servicing the WDT should occur as it normally should whenever the T89C51RB2/RC2 is reset. Exiting Power Down with an interrupt is significantly different. The interrupt is held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reset during the interrupt service routine.

To ensure that the WDT does not overflow within a few states of exiting of powerdown, it is better to reset the WDT just before entering powerdown.

In the Idle mode, the oscillator continues to run. To prevent the WDT from resetting the T89C51RB2/RC2 while in Idle mode, the user should always set up a timer that will periodically exit Idle, service the WDT, and re-enter Idle mode.







Exit from power-down by reset redefines all the SFRs, exit from power-down by external interrupt does no affect the SFRs.

Exit from power-down by either reset or external interrupt does not affect the internal RAM content.

Note: If idle mode is activated with power-down mode (IDL and PD bits set), the exit sequence is unchanged, when execution is vectored to interrupt, PD and IDL bits are cleared and idle mode is not entered.

Table shows the state of ports during idle and power-down modes.

Table 54.	State o	f Ports
-----------	---------	---------

Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Port Data*	Port Data	Port Data	Port Data
Idle	External	1	1	Floating	Port Data	Address	Port Data
Power Down	Internal	0	0	Port Dat*	Port Data	Port Data	Port Data
Power Down	External	0	0	Floating	Port Data	Port Data	Port Data

\* Port 0 can force a 0 level. A "one" will leave port floating.





### External Data Memory Characteristics

# Table 61. Symbol Description

Symbol	Parameter
T <sub>RLRH</sub>	RD Pulse Width
T <sub>WLWH</sub>	WR Pulse Width
T <sub>RLDV</sub>	RD to Valid Data In
T <sub>RHDX</sub>	Data Hold After RD
T <sub>RHDZ</sub>	Data Float After RD
T <sub>LLDV</sub>	ALE to Valid Data In
T <sub>AVDV</sub>	Address to Valid Data In
T <sub>LLWL</sub>	ALE to WR or RD
T <sub>AVWL</sub>	Address to WR or RD
T <sub>QVWX</sub>	Data Valid to WR Transition
T <sub>QVWH</sub>	Data set-up to WR High
T <sub>WHQX</sub>	Data Hold After WR
T <sub>RLAZ</sub>	RD Low to Address Float
T <sub>WHLH</sub>	RD or WR High to ALE high

## Table 62. AC Parameters for a Fix Clock

	-M		-		
Symbol	Min	Мах	Min	Мах	Units
T <sub>RLRH</sub>	125		125		ns
T <sub>WLWH</sub>	125		125		ns
T <sub>RLDV</sub>		95		95	ns
T <sub>RHDX</sub>	0		0		ns
T <sub>RHDZ</sub>		25		25	ns
T <sub>LLDV</sub>		155		155	ns
T <sub>AVDV</sub>		160		160	ns
T <sub>LLWL</sub>	45	105	45	105	ns
T <sub>AVWL</sub>	70		70		ns
T <sub>QVWX</sub>	5		5		ns
T <sub>QVWH</sub>	155		155		ns
T <sub>WHQX</sub>	10		10		ns
T <sub>RLAZ</sub>	0		0		ns
T <sub>WHLH</sub>	5	45	5	45	ns



# In-System Programming (ISP)

The In-System Programming (ISP) is performed without removing the microcontroller from the system. The ISP facility consists of a series of internal hardware resources coupled with internal firmware to facilitate remote programming of theT89C51RB2/RC2 through the serial port.

The Atmel ISP facility has made in-circuit programming in an embedded application possible with a minimum of additional expense in components and circuit board area.

The ISP function through UART uses four pins: TxD, RxD,  $V_{SS}$ ,  $V_{CC}$ . Only a small connector needs to be available to interface the application to an external circuit in order to use this feature.

Using In-System Programming (ISP) The ISP feature allows a wide range of baud rates in the user application. It is also adaptable to a wide range of oscillator frequencies. This is accomplished by measuring the bit-time of a single bit in a received character. This information is then used to program the baud rate in terms of timer counts based on the oscillator frequency. The ISP feature requires that an initial character (an uppercase U) be sent to the T89C51RB2/RC2 to establish the baud rate. The ISP firmware provides auto-echo of received characters.

> Once baud rate initialization has been performed, the ISP firmware will only accept Intel Hex-type records. Intel Hex records consist of ASCII characters used to represent hexadecimal values and are summarized below:

#### :NNAAAARRDD. DDCC

T89C51RB2/RC2 will accept up to 16 (10h) data bytes. The "AAAA" string represents the address of the first byte in the record. If there are zero bytes in the record, this field is often set to "0000". The "RR" string indicates the record type. A record type of "00" is a data record. A record type of "01" indicates the end-of-file mark. In this application, additional record types will be added to indicate either commands or data for the ISP facility. The "DD" string represents the data bytes. The maximum number of data bytes in a record is limited to 16 (decimal). The "CC" string represents the checksum byte. ISP commands are summarized in Table 74.

As a record is received by the T89C51RB2/RC2, the information in the record is stored internally and a checksum calculation is performed and compared to "CC".

The operation indicated by the record type is not performed until the entire record has been received. Should an error occur in the checksum, the T89C51RB2/RC2 will send an "X" out the serial port indicating a checksum error. If the checksum calculation is found to match the checksum in the record, then the command will be executed. In most cases, successful reception of the record will be indicated by transmitting a ". " character out the serial port (displaying the contents of the internal program memory is an exception). In the case of a Data Record (record type "00"), an additional check is made. A ". " character will NOT be sent unless the record checksum matched the calculated checksum and all of the bytes in the record were successfully programmed. For a data record, an "X" indicates that the checksum failed to match, and an "R" character indicates that one of the bytes did not properly program.

FLIP, a software utility to implement ISP programming with a PC, is available from the Atmel the web site.

RECORD TYPE	COMMAND/DATA FUNCTION
00	Data Record :nnaaaa00dd ddcc Where: Nn = number of bytes (hex) in record aaaa = memory address of first byte in record dd dd = data bytes cc = checksum Example: :05008000AF5F67F060B6
01	End of File (EOF), no operation :xxxxxx01cc Where: xxxxxx = required field, but value is a "don't care" cc = checksum Example: :00000001FF
02	Specify Oscillator Frequency (Not required, left for Philips compatibility) :01xxxx02ddcc Where: xxxx = required field, but value is a "don't care" dd = required field, but value is a "don't care" cc = checksum Example: :0100000210ED

Table 74. Intel-Hex Records Used by In-system Programming



RECORD TYPE	COMMAND/DATA FUNCTION
04	Display Device Data or Blank Check Record type 04 causes the contents of the entire Flash array to be sent out the serial port in a formatted display. This display consists of an address and the contents of 16 bytes starting with that address. No display of the device contents will occur if security bit 2 has been programmed. The dumping of the device data to the serial port is terminated by the reception of any character. General Format of Function 04 :05xxxx04sssseeeeffcc Where: 05 = number of bytes (hex) in record xxxx = required field, but value is a "don't care" 04 = "Display Device Data or Blank Check" function code ssss = starting address eeee = ending address ff = subfunction 00 = display data 01 = blank check cc = checksum Example: :0500000440004FFF0069 (display 4000–4FFF)
05	Miscellaneous Read Functions General Format of Function 05 :02xxxx05ffsscc Where: 02 = number of bytes (hex) in record xxxx = required field, but value is a "don't care" 05= "Miscellaneous Read" function code ffss = subfunction and selection code 0000 = read copy of the signature byte – manufacturer id (58H) 0001 = read copy of the signature byte – device ID# 1 (Family code) 0002 = read copy of the signature byte – device ID # 2 (Memories size and type) 0003 = read copy of the signature byte – device ID # 3 (Product name and revision) 0700 = read the software security bits 0701 = read BSB 0702 = read SBV 0704 = read HSB cc = checksum Example: :020000050001F0 read copy of the signature byte – device id # 1

# In-application Programming Method

Several Application Program Interface (API) calls are available for use by an application program to permit selective erasing and programming of Flash pages. All calls are made through a common interface, PGM\_MTP. The programming functions are selected by setting up the microcontroller's registers before making a call to PGM\_MTP at FFF0h. Results are returned in the registers. The API calls are shown in Table .

A set of Philips<sup>®</sup> compatible API calls is provided.

When several bytes have to be programmed, it is highly recommended to use the Atmel API "PROGRAM DATA PAGE" call. Indeed, this API call writes up to 128 bytes in a single command.



Table 75. API	Calls (0	Continued)
---------------	----------	------------

API Call	Parameter
PROGRAM SOFTWARE SECURITY BIT	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 05h DPH = 00h DPL = 00h – security bit # 1 (inhibit writing to Flash) 01h – security bit # 2 (inhibit Flash verify) 10h - allows ISP writing to Flash (see Note 1) 11h - allows ISP Flash verify (see Note 1) Return Parameter none
PROGRAM BOOT STATUS BYTE	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 06h DPH = 00h DPL = 00h ACC = status byte Return Parameter ACC = status byte
PROGRAM BOOT VECTOR	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 06h DPH = 00h DPL = 01h ACC = boot vector Return Parameter ACC = boot vector
PROGRAM X2 MODE	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 0Ah DPH = 00h DPL = 08h ACC = value (00 or 01h) Return Parameter ACC = boot vector
PROGRAM BLJB	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 0Ah DPH = 00h DPL = 04h ACC = value (00 or 01h) Return Parameter ACC = boot vector
READ DEVICE DATA	Input Parameters: R1 = 03h DPTR = address of byte to read Return Parameter ACC = value of byte read

