



Welcome to [E-XFL.COM](https://www.e-xfl.com)

## What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "[Embedded - Microcontrollers](#)"

### Details

|                            |                                                                                                                                                                                       |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Discontinued at Digi-Key                                                                                                                                                              |
| Core Processor             | F <sup>2</sup> MC-16FX                                                                                                                                                                |
| Core Size                  | 16-Bit                                                                                                                                                                                |
| Speed                      | 48MHz                                                                                                                                                                                 |
| Connectivity               | CANbus, EBI/EMI, I <sup>2</sup> C, LINbus, SCI, UART/USART, USB                                                                                                                       |
| Peripherals                | DMA, LVD, LVR, POR, PWM, WDT                                                                                                                                                          |
| Number of I/O              | 120                                                                                                                                                                                   |
| Program Memory Size        | 544KB (544K x 8)                                                                                                                                                                      |
| Program Memory Type        | FLASH                                                                                                                                                                                 |
| EEPROM Size                | -                                                                                                                                                                                     |
| RAM Size                   | 32K x 8                                                                                                                                                                               |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V                                                                                                                                                                             |
| Data Converters            | A/D 36x10b                                                                                                                                                                            |
| Oscillator Type            | Internal                                                                                                                                                                              |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                                                    |
| Mounting Type              | Surface Mount                                                                                                                                                                         |
| Package / Case             | 144-LQFP                                                                                                                                                                              |
| Supplier Device Package    | 144-LQFP (20x20)                                                                                                                                                                      |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb96f338usapmc-gs-n2k5e2">https://www.e-xfl.com/product-detail/infineon-technologies/mb96f338usapmc-gs-n2k5e2</a> |

## **CAN**

- Supports CAN protocol version 2.0 part A and B
- ISO16845 certified
- Bit rates up to 1 Mbit/s
- 32 message objects
- Each message object has its own identifier mask
- Programmable FIFO mode (concatenation of message objects)
- Maskable interrupt
- Disabled Automatic Retransmission mode for Time Triggered CAN applications
- Programmable loop-back mode for self-test operation

## **USART**

- Full duplex USARTs (SCI/LIN)
- Wide range of baud rate settings using a dedicated reload timer
- Special synchronous options for adapting to different synchronous serial protocols
- LIN functionality working either as master or slave LIN device

## **I<sup>2</sup>C**

- Up to 400 kbps
- Master and Slave functionality, 8-bit and 10-bit addressing

## **A/D converter**

- SAR-type
- 10-bit resolution
- Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger or reload timer

## **Reload Timers**

- 16-bit wide
- Prescaler with  $1/2^1$ ,  $1/2^2$ ,  $1/2^3$ ,  $1/2^4$ ,  $1/2^5$ ,  $1/2^6$  of peripheral clock frequency
- Event count function

## **Free Running Timers**

- Signals an interrupt on overflow, supports timer clear upon match with Output Compare (0, 4), Prescaler with 1,  $1/2^1$ ,  $1/2^2$ ,  $1/2^3$ ,  $1/2^4$ ,  $1/2^5$ ,  $1/2^6$ ,  $1/2^7$ ,  $1/2^8$  of peripheral clock frequency

## **Input Capture Units**

- 16-bit wide
- Signals an interrupt upon external event
- Rising edge, falling edge or rising & falling edge sensitive

## **Output Compare Units**

- 16-bit wide
- Signals an interrupt when a match with 16-bit I/O Timer occurs
- A pair of compare registers can be used to generate an output signal.

## **Programmable Pulse Generator**

- 16-bit down counter, cycle and duty setting registers
- Interrupt at trigger, counter borrow and/or duty match
- PWM operation and one-shot operation
- Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock and Reload timer overflow as clock input
- Can be triggered by software or reload timer

## **Real Time Clock**

- Can be clocked either from sub oscillator (devices with part number suffix "W"), main oscillator or from the RC oscillator
- Facility to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration)
- Read/write accessible second/minute/hour registers
- Can signal interrupts every half second/second/minute/hour/day
- Internal clock divider and prescaler provide exact 1s clock

## **External Interrupts**

- Edge sensitive or level sensitive
- Interrupt mask and pending bit per channel
- Each available CAN channel RX has an external interrupt for wake-up
- Selected USART channels SIN have an external interrupt for wake-up

## **Non Maskable Interrupt**

- Disabled after reset
- Once enabled, can not be disabled other than by reset.
- Level high or level low sensitive
- Pin shared with external interrupt 0.

## 4. Pin Function Description

### Pin Function description (1 of 3)

| Pin name         | Feature               | Description                                                                                                                                     |
|------------------|-----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| ADn              | External bus          | External bus interface (non multiplexed mode) data input/output. External bus interface (multiplexed mode) address output and data input/output |
| ADTG             | ADC                   | A/D converter trigger input                                                                                                                     |
| ADTG_R           | ADC                   | Relocated A/D converter trigger input                                                                                                           |
| ALARMn           | Alarm comparator      | Alarm Comparator n input                                                                                                                        |
| ALE              | External bus          | External bus Address Latch Enable output                                                                                                        |
| An               | External bus          | External bus non-multiplexed address output                                                                                                     |
| ANn              | ADC                   | A/D converter channel n input                                                                                                                   |
| AV <sub>CC</sub> | Supply                | Analog circuits power supply                                                                                                                    |
| AVRH             | ADC                   | A/D converter high reference voltage input                                                                                                      |
| AVRL             | ADC                   | A/D converter low reference voltage input                                                                                                       |
| AV <sub>SS</sub> | Supply                | Analog circuits power supply                                                                                                                    |
| C                | Voltage regulator     | Internally regulated power supply stabilization capacitor pin                                                                                   |
| CKOTn            | Clock output function | Clock Output function n output                                                                                                                  |
| CKOTn_R          | Clock output function | Relocated Clock Output function n output                                                                                                        |
| CKOTXn           | Clock output function | Clock Output function n inverted output                                                                                                         |
| CKOTXn_R         | Clock output function | Relocated Clock Output function n inverted output                                                                                               |
| ECLK             | External bus          | External bus clock output                                                                                                                       |
| CSn              | External bus          | External bus chip select n output                                                                                                               |
| CSn_R            | External bus          | Relocated External bus chip select n output                                                                                                     |
| FRCKn            | Free Running Timer    | Free Running Timer n input                                                                                                                      |
| FRCKn_R          | Free Running Timer    | Relocated Free Running Timer n input                                                                                                            |
| HAKX             | External bus          | External bus Hold Acknowledge                                                                                                                   |
| HCONX            | USB                   | USB connection to host or hub                                                                                                                   |
| HRQ              | External bus          | External bus Hold Request                                                                                                                       |
| INn              | ICU                   | Input Capture Unit n input                                                                                                                      |
| INn_R            | ICU                   | Relocated Input Capture Unit n input                                                                                                            |
| INTn             | External Interrupt    | External Interrupt n input                                                                                                                      |
| INTn_R           | External Interrupt    | Relocated External Interrupt n input                                                                                                            |
| LBX              | External bus          | External Bus Interface Lower Byte select strobe output                                                                                          |



## 5. Pin Circuit Type

| Pin no.    | FPT-144P-M08               |                          |
|------------|----------------------------|--------------------------|
|            | Circuit type <sup>*1</sup> |                          |
|            | MB96(F)33xY/R              | MB96(F)33xU (USB device) |
| 1          | Supply                     |                          |
| 2          | F                          |                          |
| 3 to 21    | H                          |                          |
| 22 to 25   | N                          |                          |
| 26 to 35   | I                          |                          |
| 36, 37     | Supply                     |                          |
| 38 to 43   | I                          |                          |
| 44         | Supply                     |                          |
| 45         | G                          |                          |
| 46 to 47   | Supply                     |                          |
| 48 to 67   | I                          |                          |
| 68         | I                          | O                        |
| 69         | I                          | Supply (3.3V)            |
| 70, 71     | I                          | P                        |
| 72, 73     | Supply                     |                          |
| 74 to 76   | C                          |                          |
| 77, 78     | A                          |                          |
| 79         | Supply                     |                          |
| 80, 81     | B <sup>*2</sup>            |                          |
| 80, 81     | H <sup>*3</sup>            |                          |
| 82         | E                          |                          |
| 83 to 107  | H                          |                          |
| 108, 109   | Supply                     |                          |
| 110 to 143 | H                          |                          |
| 144        | Supply                     |                          |

\*1: Please refer to 6. "I/O Circuit Type" for details on the I/O circuit types

\*2: Devices with suffix "W"

\*3: Devices without suffix "W"

| Type | Circuit                                                                                                                                                                                                                                                                                                             | Remarks                                                                                                                     |
|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------|
| O    |  <p>pull-up control</p> <p>Pout (Always disabled)</p> <p>Nout</p> <p>R</p> <p>Standby control for input shutdown</p> <p>Hysteresis input</p> <p>Hysteresis input</p> <p>Automotive inputs</p> <p>TTL input</p> <p>Analog input</p> | <p>HCONX</p> <ul style="list-style-type: none"> <li>Available only for device with suffix "U"</li> </ul>                    |
| P    |  <p>D+ Input</p> <p>D- Input</p> <p>Differential Input</p> <p>Direction</p> <p>D+ output</p> <p>D- output</p> <p>D+</p> <p>D-</p>                                                                                                | <p>USB IO cell: UDP and UDM</p> <ul style="list-style-type: none"> <li>Available only for device with suffix "U"</li> </ul> |

## 8. RAMSTART/END and External Bus End Addresses

| Devices           | Bank 0 RAM size | Bank 1 RAM size | External Bus end address | RAMSTART0            | RAMSTART1            | RAMEND1              |
|-------------------|-----------------|-----------------|--------------------------|----------------------|----------------------|----------------------|
| MB96F336          | 24KByte         | -               | 00:11FF <sub>H</sub>     | 00:2240 <sub>H</sub> | -                    | -                    |
| MB96F338, MB96338 | 28KByte         | 4kB             | 00:11FF <sub>H</sub>     | 00:1240 <sub>H</sub> | 01:8000 <sub>H</sub> | 01:8FFF <sub>H</sub> |

**I/O map MB96(F)33x (12 of 40)**

| Address                                      | Register                                    | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|----------------------------------------------|---------------------------------------------|------------------------------|-------------------------------|--------|
| 000382 <sub>H</sub>                          | DMA2 - Interrupt select                     | DISEL2                       |                               | R/W    |
| 000383 <sub>H</sub>                          | DMA3 - Interrupt select                     | DISEL3                       |                               | R/W    |
| 000384 <sub>H</sub>                          | DMA4 - Interrupt select                     | DISEL4                       |                               | R/W    |
| 000385 <sub>H</sub>                          | DMA5 - Interrupt select                     | DISEL5                       |                               | R/W    |
| 000386 <sub>H</sub>                          | DMA6 - Interrupt select                     | DISEL6                       |                               | R/W    |
| 000387 <sub>H</sub>                          | DMA7 - Interrupt select                     | DISEL7                       |                               | R/W    |
| 000388 <sub>H</sub>                          | DMA8 - Interrupt select                     | DISEL8                       |                               | R/W    |
| 000389 <sub>H</sub>                          | DMA9 - Interrupt select                     | DISEL9                       |                               | R/W    |
| 00038A <sub>H</sub> -<br>00038F <sub>H</sub> | Reserved                                    |                              |                               | -      |
| 000390 <sub>H</sub>                          | DMA - Status register low byte              | DSRL                         | DSR                           | R/W    |
| 000391 <sub>H</sub>                          | DMA - Status register high byte             | DSRH                         |                               | R/W    |
| 000392 <sub>H</sub>                          | DMA - Stop status register low byte         | DSSRL                        | DSSR                          | R/W    |
| 000393 <sub>H</sub>                          | DMA - Stop status register high byte        | DSSRH                        |                               | R/W    |
| 000394 <sub>H</sub>                          | DMA - Enable register low byte              | DERL                         | DER                           | R/W    |
| 000395 <sub>H</sub>                          | DMA - Enable register high byte             | DERH                         |                               | R/W    |
| 000396 <sub>H</sub> -<br>00039F <sub>H</sub> | Reserved                                    |                              |                               | -      |
| 0003A0 <sub>H</sub>                          | Interrupt level register                    | ILR                          | ICR                           | R/W    |
| 0003A1 <sub>H</sub>                          | Interrupt index register                    | IDX                          |                               | R/W    |
| 0003A2 <sub>H</sub>                          | Interrupt vector table base register Low    | TBRL                         | TBR                           | R/W    |
| 0003A3 <sub>H</sub>                          | Interrupt vector table base register High   | TBRH                         |                               | R/W    |
| 0003A4 <sub>H</sub>                          | Delayed Interrupt register                  | DIRR                         |                               | R/W    |
| 0003A5 <sub>H</sub>                          | Non Maskable Interrupt register             | NMI                          |                               | R/W    |
| 0003A6 <sub>H</sub> -<br>0003AB <sub>H</sub> | Reserved                                    |                              |                               | -      |
| 0003AC <sub>H</sub>                          | EDSU communication interrupt selection Low  | EDSU2L                       | EDSU2                         | R/W    |
| 0003AD <sub>H</sub>                          | EDSU communication interrupt selection High | EDSU2H                       |                               | R/W    |
| 0003AE <sub>H</sub>                          | ROM mirror control register                 | ROMM                         |                               | R/W    |
| 0003AF <sub>H</sub>                          | EDSU configuration register                 | EDSU                         |                               | R/W    |
| 0003B0 <sub>H</sub>                          | Memory patch control/status register ch 0/1 |                              | PFCS0                         | R/W    |
| 0003B1 <sub>H</sub>                          | Memory patch control/status register ch 0/1 |                              |                               | R/W    |

**I/O map MB96(F)33x (14 of 40)**

| Address                                      | Register                                    | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|----------------------------------------------|---------------------------------------------|------------------------------|-------------------------------|--------|
| 0003D0 <sub>H</sub>                          | Memory Patch function - Patch data 0 Low    | PFDL0                        | PFD0                          | R/W    |
| 0003D1 <sub>H</sub>                          | Memory Patch function - Patch data 0 High   | PFDH0                        |                               | R/W    |
| 0003D2 <sub>H</sub>                          | Memory Patch function - Patch data 1 Low    | PFDL1                        | PFD1                          | R/W    |
| 0003D3 <sub>H</sub>                          | Memory Patch function - Patch data 1 High   | PFDH1                        |                               | R/W    |
| 0003D4 <sub>H</sub>                          | Memory Patch function - Patch data 2 Low    | PFDL2                        | PFD2                          | R/W    |
| 0003D5 <sub>H</sub>                          | Memory Patch function - Patch data 2 High   | PFDH2                        |                               | R/W    |
| 0003D6 <sub>H</sub>                          | Memory Patch function - Patch data 3 Low    | PFDL3                        | PFD3                          | R/W    |
| 0003D7 <sub>H</sub>                          | Memory Patch function - Patch data 3 High   | PFDH3                        |                               | R/W    |
| 0003D8 <sub>H</sub>                          | Memory Patch function - Patch data 4 Low    | PFDL4                        | PFD4                          | R/W    |
| 0003D9 <sub>H</sub>                          | Memory Patch function - Patch data 4 High   | PFDH4                        |                               | R/W    |
| 0003DA <sub>H</sub>                          | Memory Patch function - Patch data 5 Low    | PFDL5                        | PFD5                          | R/W    |
| 0003DB <sub>H</sub>                          | Memory Patch function - Patch data 5 High   | PFDH5                        |                               | R/W    |
| 0003DC <sub>H</sub>                          | Memory Patch function - Patch data 6 Low    | PFDL6                        | PFD6                          | R/W    |
| 0003DD <sub>H</sub>                          | Memory Patch function - Patch data 6 High   | PFDH6                        |                               | R/W    |
| 0003DE <sub>H</sub>                          | Memory Patch function - Patch data 7 Low    | PFDL7                        | PFD7                          | R/W    |
| 0003DF <sub>H</sub>                          | Memory Patch function - Patch data 7 High   | PFDH7                        |                               | R/W    |
| 0003E0 <sub>H</sub> -<br>0003F0 <sub>H</sub> | Reserved                                    |                              |                               | -      |
| 0003F1 <sub>H</sub>                          | Memory Control Status Register A            | MCSRA                        |                               | R/W    |
| 0003F2 <sub>H</sub>                          | Memory Timing Configuration Register A Low  | MTCRAL                       | MTCRA                         | R/W    |
| 0003F3 <sub>H</sub>                          | Memory Timing Configuration Register A High | MTCRAH                       |                               | R/W    |
| 0003F4 <sub>H</sub> -<br>0003F8 <sub>H</sub> | Reserved                                    |                              |                               | -      |
| 0003F9 <sub>H</sub>                          | Flash Memory Write Control register 1       | FMWC1                        |                               | R/W    |
| 0003FA <sub>H</sub>                          | Flash Memory Write Control register 2       | FMWC2                        |                               | R/W    |
| 0003FB <sub>H</sub>                          | Flash Memory Write Control register 3       | FMWC3                        |                               | R/W    |
| 0003FC <sub>H</sub>                          | Flash Memory Write Control register 4       | FMWC4                        |                               | R/W    |
| 0003FD <sub>H</sub>                          | Flash Memory Write Control register 5       | FMWC5                        |                               | R/W    |
| 0003FE <sub>H</sub> -<br>0003FF <sub>H</sub> | Reserved                                    |                              |                               | -      |
| 000400 <sub>H</sub>                          | Standby Mode control register               | SMCR                         |                               | R/W    |
| 000401 <sub>H</sub>                          | Clock select register                       | CKSR                         |                               | R/W    |

**I/O map MB96(F)33x (19 of 40)**

| Address                                      | Register                                         | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|----------------------------------------------|--------------------------------------------------|------------------------------|-------------------------------|--------|
| 000490 <sub>H</sub>                          | Reserved                                         |                              |                               | -      |
| 000491 <sub>H</sub>                          | I/O Port P17 - Port Output Drive Register        | PODR17                       |                               | R/W    |
| 000492 <sub>H</sub> -<br>00049B <sub>H</sub> | Reserved                                         |                              |                               | -      |
| 00049C <sub>H</sub>                          | I/O Port P08 - Port High Drive Register          | PHDR08                       |                               | R/W    |
| 00049D <sub>H</sub>                          | I/O Port P09 - Port High Drive Register          | PHDR09                       |                               | R/W    |
| 00049E <sub>H</sub>                          | I/O Port P10 - Port High Drive Register          | PHDR10                       |                               | R/W    |
| 00049F <sub>H</sub> -<br>0004A7 <sub>H</sub> | Reserved                                         |                              |                               | -      |
| 0004A8 <sub>H</sub>                          | I/O Port P00 - Pull-Up resistor Control Register | PUCR00                       |                               | R/W    |
| 0004A9 <sub>H</sub>                          | I/O Port P01 - Pull-Up resistor Control Register | PUCR01                       |                               | R/W    |
| 0004AA <sub>H</sub>                          | I/O Port P02 - Pull-Up resistor Control Register | PUCR02                       |                               | R/W    |
| 0004AB <sub>H</sub>                          | I/O Port P03 - Pull-Up resistor Control Register | PUCR03                       |                               | R/W    |
| 0004AC <sub>H</sub>                          | I/O Port P04 - Pull-Up resistor Control Register | PUCR04                       |                               | R/W    |
| 0004AD <sub>H</sub>                          | I/O Port P05 - Pull-Up resistor Control Register | PUCR05                       |                               | R/W    |
| 0004AE <sub>H</sub>                          | I/O Port P06 - Pull-Up resistor Control Register | PUCR06                       |                               | R/W    |
| 0004AF <sub>H</sub>                          | I/O Port P07 - Pull-Up resistor Control Register | PUCR07                       |                               | R/W    |
| 0004B0 <sub>H</sub>                          | I/O Port P08 - Pull-Up resistor Control Register | PUCR08                       |                               | R/W    |
| 0004B1 <sub>H</sub>                          | I/O Port P09 - Pull-Up resistor Control Register | PUCR09                       |                               | R/W    |
| 0004B2 <sub>H</sub>                          | I/O Port P10 - Pull-Up resistor Control Register | PUCR10                       |                               | R/W    |
| 0004B3 <sub>H</sub>                          | I/O Port P11 - Pull-Up resistor Control Register | PUCR11                       |                               | R/W    |
| 0004B4 <sub>H</sub>                          | I/O Port P12 - Pull-Up resistor Control Register | PUCR12                       |                               | R/W    |
| 0004B5 <sub>H</sub>                          | I/O Port P13 - Pull-Up resistor Control Register | PUCR13                       |                               | R/W    |
| 0004B6 <sub>H</sub>                          | I/O Port P14 - Pull-Up resistor Control Register | PUCR14                       |                               | R/W    |
| 0004B7 <sub>H</sub>                          | I/O Port P15 - Pull-Up resistor Control Register | PUCR15                       |                               | R/W    |
| 0004B8 <sub>H</sub>                          | Reserved                                         |                              |                               | -      |
| 0004B9 <sub>H</sub>                          | I/O Port P17 - Pull-Up resistor Control Register | PUCR17                       |                               | R/W    |
| 0004BA <sub>H</sub> -<br>0004BB <sub>H</sub> | Reserved                                         |                              |                               | -      |
| 0004BC <sub>H</sub>                          | I/O Port P00 - External Pin State Register       | EPSR00                       |                               | R      |
| 0004BD <sub>H</sub>                          | I/O Port P01 - External Pin State Register       | EPSR01                       |                               | R      |
| 0004BE <sub>H</sub>                          | I/O Port P02 - External Pin State Register       | EPSR02                       |                               | R      |

**I/O map MB96(F)33x (21 of 40)**

| Address                                      | Register                                                  | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|----------------------------------------------|-----------------------------------------------------------|------------------------------|-------------------------------|--------|
| 0004DE <sub>H</sub>                          | Peripheral Resource Relocation Register 8                 | PRRR8                        |                               | R/W    |
| 0004DF <sub>H</sub>                          | Peripheral Resource Relocation Register 9                 | PRRR9                        |                               | R/W    |
| 0004E0 <sub>H</sub>                          | RTC - Sub Second Register L                               | WTBRL0                       | WTBR0                         | R/W    |
| 0004E1 <sub>H</sub>                          | RTC - Sub Second Register M                               | WTBRH0                       |                               | R/W    |
| 0004E2 <sub>H</sub>                          | RTC - Sub-Second Register H                               | WTBR1                        |                               | R/W    |
| 0004E3 <sub>H</sub>                          | RTC - Second Register                                     | WTSR                         |                               | R/W    |
| 0004E4 <sub>H</sub>                          | RTC - Minutes                                             | WTMR                         |                               | R/W    |
| 0004E5 <sub>H</sub>                          | RTC - Hour                                                | WTHR                         |                               | R/W    |
| 0004E6 <sub>H</sub>                          | RTC - Timer Control Extended Register                     | WTCER                        |                               | R/W    |
| 0004E7 <sub>H</sub>                          | RTC - Clock select register                               | WTCKSR                       |                               | R/W    |
| 0004E8 <sub>H</sub>                          | RTC - Timer Control Register Low                          | WTCRL                        | WTCR                          | R/W    |
| 0004E9 <sub>H</sub>                          | RTC - Timer Control Register High                         | WTCRH                        |                               | R/W    |
| 0004EA <sub>H</sub>                          | CAL - Calibration unit Control register                   | CUCR                         |                               | R/W    |
| 0004EB <sub>H</sub>                          | Reserved                                                  |                              |                               | -      |
| 0004EC <sub>H</sub>                          | CAL - Duration Timer Data Register Low                    | CUTDL                        | CUTD                          | R/W    |
| 0004ED <sub>H</sub>                          | CAL - Duration Timer Data Register High                   | CUTDH                        |                               | R/W    |
| 0004EE <sub>H</sub>                          | CAL - Calibration Timer Register 2 Low                    | CUTR2L                       | CUTR2                         | R      |
| 0004EF <sub>H</sub>                          | CAL - Calibration Timer Register 2 High                   | CUTR2H                       |                               | R      |
| 0004F0 <sub>H</sub>                          | CAL - Calibration Timer Register 1 Low                    | CUTR1L                       | CUTR1                         | R      |
| 0004F1 <sub>H</sub>                          | CAL - Calibration Timer Register 1 High                   | CUTR1H                       |                               | R      |
| 0004F2 <sub>H</sub> -<br>0004F9 <sub>H</sub> | Reserved                                                  |                              |                               | -      |
| 0004FA <sub>H</sub>                          | RLT - Timer input select (for Cascading)                  | TMISR                        |                               | R/W    |
| 0004FB <sub>H</sub> -<br>0004FF <sub>H</sub> | Reserved                                                  |                              |                               | -      |
| 000500 <sub>H</sub>                          | FRT2 - Data register of free-running timer                |                              | TCDT2                         | R/W    |
| 000501 <sub>H</sub>                          | FRT2 - Data register of free-running timer                |                              |                               | R/W    |
| 000502 <sub>H</sub>                          | FRT2 - Control status register of free-running timer Low  | TCCSL2                       | TCCS2                         | R/W    |
| 000503 <sub>H</sub>                          | FRT2 - Control status register of free-running timer High | TCCSH2                       |                               | R/W    |
| 000504 <sub>H</sub>                          | FRT3 - Data register of free-running timer                |                              | TCDT3                         | R/W    |
| 000505 <sub>H</sub>                          | FRT3 - Data register of free-running timer                |                              |                               | R/W    |

**I/O map MB96(F)33x (29 of 40)**

| Address             | Register                                     | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|---------------------|----------------------------------------------|------------------------------|-------------------------------|--------|
| 0006AA <sub>H</sub> | USB - Host EOF Setting Register Low          | HEOFL0                       | HEOF0                         | R/W    |
| 0006AB <sub>H</sub> | USB - Host EOF Setting Register High         | HEOFH0                       |                               | R/W    |
| 0006AC <sub>H</sub> | USB - Host Frame Register Low                | HFRAMELO                     | HFRAME0                       | R/W    |
| 0006AD <sub>H</sub> | USB - Host Frame Register High               | HFRAMEH0                     |                               | R/W    |
| 0006AE <sub>H</sub> | USB - Host Token End Point Register          | HTOKEN0                      |                               | R/W    |
| 0006AF <sub>H</sub> | Reserved                                     |                              |                               | -      |
| 0006B0 <sub>H</sub> | USB - UDC Control Register                   | UDCC0                        |                               | R/W    |
| 0006B1 <sub>H</sub> | Reserved                                     |                              |                               | -      |
| 0006B2 <sub>H</sub> | USB - EP0 Control Register Low               | EP0CL0                       | EP0C0                         | R/W    |
| 0006B3 <sub>H</sub> | USB - EP0 Control Register High              | EP0CH0                       |                               | R/W    |
| 0006B4 <sub>H</sub> | USB - EP1 Control Register Low               | EP1CL0                       | EP1C0                         | R/W    |
| 0006B5 <sub>H</sub> | USB - EP1 Control Register High - non public | EP1CH0                       |                               | R/W    |
| 0006B6 <sub>H</sub> | USB - EP2 Control Register Low               | EP2CL0                       | EP2C0                         | R/W    |
| 0006B7 <sub>H</sub> | USB - EP2 Control Register High              | EP2CH0                       |                               | R/W    |
| 0006B8 <sub>H</sub> | USB - EP3 Control Register Low               | EP3CL0                       | EP3C0                         | R/W    |
| 0006B9 <sub>H</sub> | USB - EP3 Control Register High              | EP3CH0                       |                               | R/W    |
| 0006BA <sub>H</sub> | USB - EP4 Control Register Low               | EP4CL0                       | EP4C0                         | R/W    |
| 0006BB <sub>H</sub> | USB - EP4 Control Register High              | EP4CH0                       |                               | R/W    |
| 0006BC <sub>H</sub> | USB - EP5 Control Register Low               | EP5CL0                       | EP5C0                         | R/W    |
| 0006BD <sub>H</sub> | USB - EP5 Control Register High              | EP5CH0                       |                               | R/W    |
| 0006BE <sub>H</sub> | USB - Timer Stamp Register Low               | TMSPL0                       | TMSP0                         | R/W    |
| 0006BF <sub>H</sub> | USB - Timer Stamp Register High              | TMSPH0                       |                               | R/W    |
| 0006C0 <sub>H</sub> | USB - UDC Status Register                    | UDCS0                        |                               | R/W    |
| 0006C1 <sub>H</sub> | USB - UDC Interrupt Enable Register          | UDCIE0                       |                               | R/W    |
| 0006C2 <sub>H</sub> | USB - EP0I Status Register Low               | EP0ISL0                      | EP0IS0                        | W      |
| 0006C3 <sub>H</sub> | USB - EP0I Status Register High              | EP0ISH0                      |                               | R/W    |
| 0006C4 <sub>H</sub> | USB - EP0O Status Register Low               | EP0OSL0                      | EP0OS0                        | R/W    |
| 0006C5 <sub>H</sub> | USB - EP0O Status Register High              | EP0OSH0                      |                               | R/W    |
| 0006C6 <sub>H</sub> | USB - EP1 Status Register Low                | EP1SL0                       | EP1S0                         | R/W    |
| 0006C7 <sub>H</sub> | USB - EP1 Status Register High               | EP1SH0                       |                               | R/W    |

## 14.2 Recommended Operating Conditions

| Parameter                    | Symbol    | Value |     |     | Unit    | Remarks                                                            |
|------------------------------|-----------|-------|-----|-----|---------|--------------------------------------------------------------------|
|                              |           | Min   | Typ | Max |         |                                                                    |
| Power supply voltage         | $V_{CC}$  | 3.0   | -   | 5.5 | V       |                                                                    |
| USB power supply voltage     | $V_{CC3}$ | 3.0   | 3.3 | 3.6 | V       | USB device only                                                    |
| Smoothing capacitor at C pin | $C_S$     | 4.7   | -   | 10  | $\mu F$ | Use a low inductance capacitor (for example X7R ceramic capacitor) |

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their Cypress representatives beforehand.

(T<sub>A</sub> = -40°C to 125°C, V<sub>CC</sub> = AV<sub>CC</sub> = 3.0V to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V)

| Parameter                          | Symbol              | Condition (at T <sub>A</sub> )                                                    |        | Value |      |      | Remarks                                                                                                                                        |
|------------------------------------|---------------------|-----------------------------------------------------------------------------------|--------|-------|------|------|------------------------------------------------------------------------------------------------------------------------------------------------|
|                                    |                     |                                                                                   |        | Typ   | Max  | Unit |                                                                                                                                                |
| Power supply current in Run modes* | I <sub>CCPLL</sub>  | PLL Run mode with<br>CLKS1/2 = 48MHz, CLKB =<br>CLKP1/2 = 24MHz,<br>CLKP3 = 48MHz | +25°C  | 39    | 47   | mA   | CLKRC and CLKSC stopped.<br>Core voltage at 1.9V<br>0 Flash/ROM wait states                                                                    |
|                                    |                     |                                                                                   | +125°C | 40    | 50   |      |                                                                                                                                                |
|                                    |                     | PLL Run mode with<br>CLKS1/2 = CLKB =<br>CLKP1/3 = 48MHz,<br>CLKP2 = 24MHz        | +25°C  | 45    | 57   | mA   | CLKRC and CLKSC stopped.<br>Core voltage at 1.9V<br>2 Flash/ROM wait states                                                                    |
|                                    |                     |                                                                                   | +125°C | 46    | 60   |      |                                                                                                                                                |
|                                    |                     | PLL Run mode with<br>CLKS1/2 = 96MHz,<br>CLKB = CLKP1/3 = 48MHz,<br>CLKP2 = 24MHz | +25°C  | 56    | 68   | mA   | CLKRC and CLKSC stopped.<br>Core voltage at 1.9V<br>1 Flash/ROM wait state                                                                     |
|                                    |                     |                                                                                   | +125°C | 57    | 71   |      |                                                                                                                                                |
|                                    | I <sub>CCMAIN</sub> | Main Run mode with<br>CLKS1/2 = CLKB =<br>CLKP1/2/3 = 4MHz                        | +25°C  | 5     | 6    | mA   | CLKPLL, CLKSC and CLKRC<br>stopped<br>1 Flash/ROM wait state                                                                                   |
|                                    |                     |                                                                                   | +125°C | 5.6   | 9    |      |                                                                                                                                                |
|                                    | I <sub>CCRCH</sub>  | RC Run mode with<br>CLKS1/2 = CLKB =<br>CLKP1/2/3 = 2MHz                          | +25°C  | 2.9   | 4    | mA   | CLKMC, CLKPLL and CLKSC<br>stopped<br>1 Flash/ROM wait state                                                                                   |
|                                    |                     |                                                                                   | +125°C | 3.5   | 6.5  |      |                                                                                                                                                |
|                                    | I <sub>CCRCL</sub>  | RC Run mode with<br>CLKS1/2 = CLKB =<br>CLKP1/2/3 = 100kHz,<br>SMCR:LPMS = 0      | +25°C  | 0.4   | 0.6  | mA   | CLKMC, CLKPLL and CLKSC<br>stopped. Voltage regulator in<br>high power mode<br>1 Flash/ROM wait state                                          |
|                                    |                     |                                                                                   | +125°C | 0.9   | 3.5  |      |                                                                                                                                                |
|                                    |                     | RC Run mode with<br>CLKS1/2 = CLKB =<br>CLKP1/2/3 = 100kHz,<br>SMCR:LPMS = 1      | +25°C  | 0.15  | 0.25 | mA   | CLKMC, CLKPLL and CLKSC<br>stopped. Voltage regulator in<br>low power mode, no Flash<br>programming/erasing allowed.<br>1 Flash/ROM wait state |
|                                    |                     |                                                                                   | +125°C | 0.65  | 3.2  |      |                                                                                                                                                |
|                                    | I <sub>CCSUB</sub>  | Sub Run mode with<br>CLKS1/2 = CLKB =<br>CLKP1/2/3 = 32kHz                        | +25°C  | 0.1   | 0.2  | mA   | CLKMC, CLKPLL and CLKRC<br>stopped, no Flash<br>programming/erasing allowed.<br>1 Flash/ROM wait state                                         |
|                                    |                     |                                                                                   | +125°C | 0.6   | 3    |      |                                                                                                                                                |

## External Bus timing

Note: The values given below are for an I/O driving strength  $IO_{drive} = 5mA$ . If  $IO_{drive}$  is 2mA, all the maximum output timing described in the different tables must then be increased by 10ns.

## Basic Timing

( $T_A = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = 0.0V$ ,  $IO_{drive} = 5mA$ ,  $C_L = 50pF$ )

| Parameter                                      | Symbol      | Pin                              | Condition | Value         |               | Unit | Remarks |
|------------------------------------------------|-------------|----------------------------------|-----------|---------------|---------------|------|---------|
|                                                |             |                                  |           | Min           | Max           |      |         |
| ECLK                                           | $t_{CYC}$   | ECLK                             | —         | 25            | —             | ns   |         |
|                                                | $t_{CHCL}$  |                                  |           | $t_{CYC}/2-5$ | $t_{CYC}/2+5$ |      |         |
|                                                | $t_{CLCH}$  |                                  |           | $t_{CYC}/2-5$ | $t_{CYC}/2+5$ |      |         |
| ECLK →<br>UBX/ LBX / CSn time                  | $t_{CHCBH}$ | CSn, UBX,<br>LBX, ECLK           | —         | -20           | 20            | ns   |         |
|                                                | $t_{CHCBL}$ |                                  |           | -20           | 20            |      |         |
|                                                | $t_{CLCBH}$ |                                  |           | -20           | 20            |      |         |
|                                                | $t_{CLCBL}$ |                                  |           | -20           | 20            |      |         |
| ECLK → ALE time                                | $t_{CHLH}$  | ALE, ECLK                        | —         | -10           | 10            | ns   |         |
|                                                | $t_{CHLL}$  |                                  |           | -10           | 10            |      |         |
|                                                | $t_{CLLH}$  |                                  |           | -10           | 10            |      |         |
|                                                | $t_{CLLL}$  |                                  |           | -10           | 10            |      |         |
| ECLK → address valid time<br>(non-multiplexed) | $t_{CHAV}$  | A[23:0], ECLK                    | EBM:NMS=1 | -15           | 15            | ns   |         |
|                                                | $t_{CLAV}$  |                                  |           | -15           | 15            |      |         |
| ECLK → address valid time<br>(multiplexed)     | $t_{CHAV}$  | A[23:16], ECLK                   | EBM:NMS=0 | -15           | 15            | ns   |         |
|                                                | $t_{CLAV}$  |                                  |           | -15           | 15            |      |         |
|                                                | $t_{CLADV}$ | AD[15:0],<br>ECLK                | EBM:NMS=0 | -15           | 15            | ns   |         |
|                                                | $t_{CHADV}$ |                                  |           | -15           | 15            |      |         |
| ECLK → RDX /WRX time                           | $t_{CHRWL}$ | RDX, WRX,<br>WRLX, WRHX,<br>ECLK | —         | -10           | 10            | ns   |         |
|                                                | $t_{CHRWL}$ |                                  |           | -10           | 10            |      |         |
|                                                | $t_{CLRWH}$ |                                  |           | -10           | 10            |      |         |
|                                                | $t_{CLRWL}$ |                                  |           | -10           | 10            |      |         |

( $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{CC} = 3.0$  to  $4.5\text{V}$ ,  $V_{SS} = 0.0\text{V}$ ,  $I_{Odrive} = 5\text{mA}$ ,  $C_L = 50\text{pF}$ )

| Parameter                                                | Sym-<br>bol        | Pin                  | Conditions                   | Value                     |                        | Unit | Remarks                |
|----------------------------------------------------------|--------------------|----------------------|------------------------------|---------------------------|------------------------|------|------------------------|
|                                                          |                    |                      |                              | Min                       | Max                    |      |                        |
| ALE pulse width<br>(multiplexed)                         | t <sub>LHLL</sub>  | ALE                  | EACL:STS=0 and<br>EACL:ACE=0 | t <sub>CYC</sub> /2 – 8   | —                      | ns   | EBM:NMS<br>= 0         |
|                                                          |                    |                      | EACL:STS=1                   | t <sub>CYC</sub> – 8      | —                      |      |                        |
|                                                          |                    |                      | EACL:STS=0 and<br>EACL:ACE=1 | 3t <sub>CYC</sub> /2 – 8  | —                      |      |                        |
| Valid address<br>⇒ ALE ↓ time<br>(multiplexed)           | t <sub>AVLL</sub>  | ALE, A[23:16],       | EACL:STS=0 and<br>EACL:ACE=0 | t <sub>CYC</sub> – 20     | —                      | ns   |                        |
|                                                          |                    |                      | EACL:STS=1 and<br>EACL:ACE=0 | 3t <sub>CYC</sub> /2 – 20 | —                      |      |                        |
|                                                          |                    |                      | EACL:STS=0 and<br>EACL:ACE=1 | 2t <sub>CYC</sub> – 20    | —                      |      |                        |
|                                                          |                    |                      | EACL:STS=1 and<br>EACL:ACE=1 | 5t <sub>CYC</sub> /2 – 20 | —                      |      |                        |
|                                                          | t <sub>ADVLL</sub> | ALE, AD[15:0]        | EACL:STS=0 and<br>EACL:ACE=0 | t <sub>CYC</sub> /2 – 20  | —                      | ns   |                        |
|                                                          |                    |                      | EACL:STS=1 and<br>EACL:ACE=0 | t <sub>CYC</sub> – 20     | —                      |      |                        |
|                                                          |                    |                      | EACL:STS=0 and<br>EACL:ACE=1 | 3t <sub>CYC</sub> /2 – 20 | —                      |      |                        |
|                                                          |                    |                      | EACL:STS=1 and<br>EACL:ACE=1 | 2t <sub>CYC</sub> – 20    | —                      |      |                        |
| ALE ↓<br>⇒ Address valid time<br>(multiplexed)           | t <sub>LLAX</sub>  | ALE, AD[15:0]        | EACL:STS=0                   | t <sub>CYC</sub> /2 – 20  | —                      | ns   |                        |
|                                                          |                    |                      | EACL:STS=1                   | -20                       | —                      |      |                        |
| Valid address<br>⇒ RDX ↓ time<br>(non-multiplexed)       | t <sub>AVRL</sub>  | RDX, A[23:0]         | EBM:NMS= 1                   | t <sub>CYC</sub> /2 – 20  | —                      | ns   |                        |
| Valid address<br>⇒ RDX ↓ time<br>(multiplexed)           | t <sub>AVRL</sub>  | RDX, A[23:16]        | EACL:ACE=0<br>EBM:NMS=0      | 3t <sub>CYC</sub> /2 – 20 | —                      | ns   |                        |
|                                                          |                    |                      | EACL:ACE=1<br>EBM:NMS=0      | 5t <sub>CYC</sub> /2 – 20 | —                      |      |                        |
|                                                          | t <sub>ADVRL</sub> | RDX, AD[15:0]        | EACL:ACE=0<br>EBM:NMS=0      | t <sub>CYC</sub> – 20     | —                      | ns   |                        |
|                                                          |                    |                      | EACL:ACE=1<br>EBM:NMS=0      | 2t <sub>CYC</sub> – 20    | —                      |      |                        |
| Valid address<br>⇒ Valid data input<br>(non-multiplexed) | t <sub>AVDV</sub>  | A[23:0],<br>AD[15:0] | EBM:NMS= 1                   | —                         | 2t <sub>CYC</sub> – 60 | ns   | w/o cycle<br>extension |

## 14.5 USB Characteristics

( $T_A = -40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ ,  $V_{CC} = AV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS} = 0\text{V}$ ,  $V_{CC3} = 3.0\text{V}$  to  $3.6\text{V}$ , USB pins UDP and UDM)

| Parameter              |                                           | Symbol     | Conditions                                          | Value          |                | Unit     | Remarks                               |
|------------------------|-------------------------------------------|------------|-----------------------------------------------------|----------------|----------------|----------|---------------------------------------|
|                        |                                           |            |                                                     | Min            | Max            |          |                                       |
| Input characteristics  | Input High level voltage                  | $V_{IH}$   | —                                                   | 2.0            | $V_{CC} + 0.3$ | V        | *1                                    |
|                        | Input Low level voltage                   | $V_{IL}$   | —                                                   | $V_{SS} - 0.3$ | 0.8            | V        | *1                                    |
|                        | Differential input sensitivity            | $V_{DI}$   | —                                                   | 0.2            | —              | V        | *2                                    |
|                        | Differential common mode input voltage    | $V_{CM}$   | —                                                   | 0.8            | 2.5            | V        | *2                                    |
| Output characteristics | Output High level voltage                 | $V_{OH}$   | External pull-down resistance = $15\text{ k}\Omega$ | 2.8            | 3.6            | V        | *3                                    |
|                        | Output Low level voltage                  | $V_{OL}$   | External pull-up resistance = $1.5\text{ k}\Omega$  | 0.0            | 0.3            | V        | *3                                    |
|                        | Crossover voltage                         | $V_{CRS}$  | —                                                   | 1.3            | 2.0            | V        | *4                                    |
|                        | Rise time                                 | $t_{FR}$   | —                                                   | 4              | 20             | nS       | *5                                    |
|                        | Fall time                                 | $t_{FF}$   | —                                                   | 4              | 20             | nS       | *5                                    |
|                        | Rise/fall time matching                   | $t_{RFM}$  | —                                                   | 90             | 111.11         | %        | *5                                    |
|                        | Output impedance                          | $Z_{DRV}$  | —                                                   | 28             | 44             | $\Omega$ | Including $R_s = 27\text{ }\Omega$    |
| Input capacitance      | Transceiver edge rate control capacitance | $C_{EDGE}$ | —                                                   | —              | 75             | pF       | *6                                    |
| Series resistance      |                                           | $R_S$      | —                                                   | 25             | 30             | $\Omega$ | Recommended value: $27\text{ }\Omega$ |

\*1 : The switching threshold voltage of Single-End-Receiver of USB I/O buffer is set as within  $V_{IL}$  (Max) = 0.8 [V],  
 $V_{IH}$  (Min) = 2.0 [V] (TTL input standard).  
 There are some hystereses to lower noise sensitivity.

(Continued)

## Definition of A/D Converter Terms

**Resolution:** Analog variation that is recognized by an A/D converter.


**Total error:** Difference between the actual value and the ideal value. The total error includes zero transition error, full-scale transition error and nonlinearity error.

**Nonlinearity error:** Deviation between a line across zero-transition line ("00 0000 0000" <--> "00 0000 0001") and full-scale transition line ("11 1111 1110" <--> "11 1111 1111") and actual conversion characteristics.

**Differential nonlinearity error:** Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.

**Zero reading voltage:** Input voltage which results in the minimum conversion value.

**Full scale reading voltage:** Input voltage which results in the maximum conversion value.



$$\text{Total error of digital output "N"} = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \quad [\text{LSB}]$$

$$1 \text{ LSB} = (\text{Ideal value}) \quad \frac{AVRH - AVRL}{1024} \quad [\text{V}]$$


N: A/D converter digital output value

$$V_{OT} (\text{Ideal value}) = AVRL + 0.5 \text{ LSB} \quad [\text{V}]$$


$$V_{FST} (\text{Ideal value}) = AVRH - 1.5 \text{ LSB} \quad [\text{V}]$$

$V_{NT}$ : A voltage at which digital output transitions from (N - 1) to N.

**Nonlinearity error**



**Differential nonlinearity error**



$$\text{Nonlinearity error of digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + V_{OT}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$\text{Differential nonlinearity error of digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1 \text{ LSB [LSB]}$$

$$1 \text{ LSB} = \frac{V_{FST} - V_{OT}}{1022} \text{ [V]}$$

N : A/D converter digital output value

V<sub>OT</sub> : Voltage at which digital output transits from "000<sub>H</sub>" to "001<sub>H</sub>."


V<sub>FST</sub> : Voltage at which digital output transits from "3FE<sub>H</sub>" to "3FF<sub>H</sub>."

### Notes on A/D Converter Section

- About the external impedance of the analog input and the sampling time of the A/D converter (with sample and hold circuit):

If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision.

#### analog input circuit model:



#### Reference value:

- C = 8.5 pF (Max)

To satisfy the A/D conversion precision standard, the relationship between the external impedance and minimum sampling time must be considered and then either the resistor value and operating frequency must be adjusted or the external impedance must be decreased so that the sampling time ( $T_{\text{samp}}$ ) is longer than the minimum value. Usually, this value is set to  $7\tau$ , where  $\tau = RC$ . If the external input resistance ( $R_{\text{ext}}$ ) connected to the analog input is included, the sampling time is expressed as follows:

$$T_{\text{samp}} [\text{min}] = 7 \times (R_{\text{ext}} + 2.6\text{k}\Omega) \times C \text{ for } 4.5 \leq AV_{\text{CC}} \leq 5.5$$

$$T_{\text{samp}} [\text{min}] = 7 \times (R_{\text{ext}} + 12.1\text{k}\Omega) \times C \text{ for } 3.0 \leq AV_{\text{CC}} \leq 4.5$$

If the sampling time cannot be sufficient, connect a capacitor of about 0.1  $\mu\text{F}$  to the analog input pin.

### About the error

The accuracy gets worse as  $|AV_{\text{RH}} - AV_{\text{RL}}|$  becomes smaller.

## **15. Example Characteristics**

To be prepared

## Document History

| Document Title: MB96330 Series F <sup>2</sup> MC-16FX 16-bit Proprietary Microcontroller<br>Document Number: 002-04586 |         |                 |                 |                                                                                                          |
|------------------------------------------------------------------------------------------------------------------------|---------|-----------------|-----------------|----------------------------------------------------------------------------------------------------------|
| Revision                                                                                                               | ECN     | Orig. of Change | Submission Date | Description of Change                                                                                    |
| **                                                                                                                     | —       | AKIH            | 05/23/2007      | Migrated to Cypress and assigned document number 002-04586.<br>No change to document contents or format. |
| *A                                                                                                                     | 5245336 | AKIH            | 05/13/2016      | Updated to Cypress template                                                                              |