E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, IrDA, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	11
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f0411hh020ec

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





Figure 2. Z8F0821 and Z8F0421 in 20-Pin SSOP and PDIP Packages







Figure 4. Z8F0811 and Z8F0411 in 20-Pin SSOP and PDIP Packages

Register File Address Map

Table 7provides the address map for the **gRee**r File of the Z8 Encore! XPF0822 Series products. Not all devices and packages in the F0822 Sies support the ADC, the SPI, or all of the GPIO Ports. Consider jisters for unimplemented peripherals as Reserved.

Table 7. Register File Address Map

Address				
(Hex)	Register Description	Mnemonic	Reset (Hex)	Page No
General Purpo	se RAM			
000-3FF	General-Purpose Register File RAM	_	XX	
400-EFF	Reserved		XX	
Timer 0				
F00	Timer 0 High Byte	T0H	00	78
F01	Timer 0 Low Byte	TOL	01	78
F02	Timer 0 Reload High Byte	TORH	FF	79
F03	Timer 0 Reload Low Byte	TORL	FF	79
F04	Timer 0 PWM High Byte	TOPWMH	00	79
F05	Timer 0 PWM Low Byte	TOPWML	00	79
F06	Timer 0 Control 0	T0CTL0	00	81
F07	Timer 0 Control 1	T0CTL1	00	81
Timer 1				
F08	Timer 1 High Byte	T1H	00	78
F09	Timer 1 Low Byte	T1L	01	78
F0A	Timer 1 Reload High Byte	T1RH	FF	79
F0B	Timer 1 Reload Low Byte	T1RL	FF	79
F0C	Timer 1 PWM High Byte	T1PWMH	00	79
F0D	Timer 1 PWM Low Byte	T1PWML	00	79
F0E	Timer 1 Control 0	T1CTL0	00	81
F0F	Timer 1 Control 1	T1CTL1	00	81
F10-F3F	Reserved		XX	
UART 0				
F40	UART0 Transmit Data	U0TXD	XX	100
	UART0 Receive Data	U0RXD	XX	101
F41	UART0 Status 0	U0STAT0	0000011Xb	101
F42	UART0 Control 0	U0CTL0	00	103
F43	UART0 Control 1	U0CTL1	00	103
F44	UART0 Status 1	U0STAT1	00	101
F45	UART0 Address Compare Register	U0ADDR	00	105
F46	UART0 Baud Rate High Byte	U0BRH	FF	106
XX=Undefined				

19

Control Register Summary



Timer 0 Control 1

T0CTL1 (F07H - Read/Write)

-Timer 1 reload value [15:8]

34

Port C Address PCADDR (FD8H - Read/Write) Port C Address[7:0] Selects Port Sub-Registers: 00H = No function 01H = Data direction 02H = Alternate function 03H = Output control (opendrain) 04H = High drive enable 05H = STOP mode recovery enable 06H = Pull-up enable 07H-FFH = No function

Port C Control PCCTL (FD9H - Read/Write) D7D6D5D4D3D2D1D0

Port C Control [5:0] Provides Access to Port Sub-Registers
Reserved

Port C Input Data PCIN (FDAH - Read Only) P7D6D5D4D3D2D1D0

Port C Input Data [5:0]

Port C Output Data PCOUT (FDBH - Read/Write) D7/D6/D5/D4/D3/D2/D1/D0

Port C Output Data [5:0]

External Pin Reset

The RESETpin contains a Schmitt-triggered inpath internal pull-upan analog filter, and a digital filter to reject noise. After the RESpin is asserted for at least 4 system clock cycles, the device progeses through the Systemest sequence. While the RESET input pin is asserted Low, Z8 Encore! XP F0852 ries device continues to be held in the Reset state. If the RESED is held Low beyond the Syem Reset time-out, the device exits the Reset state immediately following RESpin deassertion. Following a System Reset initiated by the external RESpin, theEXT status bit in the Watchdog Timer Control Register (WDTCTL) is set to 1.

On-Chip Debugger Initiated Reset

A POR is initiated using the OCD by setting there bit in the OCD Control Register. The OCD block is not reset but the rest of the goes through a normal system reset. The RST bit automatically clears dung the systemerset. Following the system reset, there bit in the WDT Control Register is set.

Stop Mode Recovery

STOP mode is entered by execution of the provided information on STOP mode, show-Power Modeson page 45. During Stop Mode Recovery, the device is height reset for 66 cycles of the WDT oscillator followed by 16 cycles of the system clock. Stop Mode Recovery only affects the contents of the WDT Control Register and does not affect wither values in the Register File, including the Stack Pointer, Bister Pointer, Flags, Periphal Control Registers, and General-Purpose RAM.

The eZ8 CPU fetches the Reset vector at Program Memory addressesand0003H and loads that value into the Program GeurProgram execution begins at the Reset vector address. Following Stop Mode Recovery, **Sthe**P bit in the WDT Control Register is set to Table 10lists the Stop Mode Recoverspurces and resulting actions. The text following provides me detailed information on ea of the Stop Mode Recovery sources.

Operating Mode	Stop Mode Recovery Source	Action
STOP mode	WDT time-out when configured for Rese	t Stop Mode Recovery
	WDT time-out when configured for interrupt	Stop Mode Recovery followed by interrupt (if interrupts are enabled)
	Data transition on any GPIO Port pin enabled as a Stop Mode Recovery source	Stop Mode Recovery

Table 10. Stop Mode Recovery Sources and Resulting Action

Port A–C Control Registers

The Port A–C Control Registers set the GPtot operation. The value in the corresponding Port A–C Address Register determines to the transfer accessible using the Port A–C Control Register to the last of the la

Table 15. Port A–C Control Registers (P **x**CTL)

BITS	7	6	5	4	3	2	1	0
FIELD	PCTL							
RESET	00H							
R/W	R/W							
ADDR				FD1H, FD	5H, FD9H			

PCTL[7:0]—Port Control

The Port Control Register provides accessitsub-registers that configure the GPIO Port operation.

Port A-C Data Direction Sub-Registers

The Port A–C Data Direction sub-regisite accessed through the Port A–C Control register by writing 01H to the Port A–C Address Regis**Teb**(e 16).

Table 16. Port A–C Da	a Direction Sub-Registers
-----------------------	---------------------------

BITS	7	6	5	4	3	2	1	0
FIELD	DD7	DD6	DD5	DD4	DD3	DD2	DD1	DD0
RESET		1						
R/W	R/W							
ADDR	If 01H in Port A–C Address Register, accessible through the Port A–C Control Register							

DD[7:0]—Data Direction

These bits control the direction of the **asia**ted port pin. Port Alternate Function operation overrides the Data Direction register setting.

- 0 = Output. Data in the Port A–C Outputt® Register is driven onto the port pin.
- 1 = Input. The port pin is sampled an**e** thalue written into the Port A–C Input Data Register. The output driver is tri-stated.

Port A–C Alternate Function Sub-Registers

The Port A–C Alternate Function sub-registEnt(le 17) is accessed through the Port A–C Control Register by writing to the Port A–C Address Register. The Port A–C Alternate Function sub-registersestethe alternate functions for the selected

Interrupt Controller

The interrupt controller on Z8 Encore! RF0822 Series products prioritizes the interrupt requests from the on-chip peripherals and the Opport pins. The features of the interrupt controller include the following:

- 19 unique interrupt vectors:
 - 12 GPIO port pin interrupt sources.
 - 7 On-chip peripheral interrupt sources.
- Flexible GPIO interrupts:
 - 8 selectable rising and falling edge GPIO interrupts.
 - 4 dual-edge interrupts.
- Three levels of individually porgrammable interrupt priority.
- WDT is configured to generate an interrupt.

Interrupt Requests (IRQs) allow peripheral devices to suspend CPU operation in an orderly manner and force the CPU to startraterrupt Service Routine (ISR). Usually this ISR is involved with the excange of data, status infortion, or control information between the CPU and the interrupting pleeral. When the service routine is completed, the CPU returns to the exatter of the mathematical status interrupted.

The eZ8 CPU supports both vectored and polled interrupt handling. For polled interrupts, the interrupt control has no effect on operation more information on interrupt servicing, refer to eZ8 CPU Core User Manual (UM0128) vailable for download at www.zilog.com

Interrupt Vector Listing

Table 24lists all the interrupts available in order of priority. The interrupt vector is stored with the most significant byte (MSB) at the ven Program Memory address and the least significant byte (LSB) at the following odd Program Memory address.

Priority	Program Memory Vector Address	Interrupt Source
Highest	0002H	Reset (not an interrupt)
	0004H	WDT (see Watchdog Timer on page 83)
	0006H	Illegal Instruction Trap (not an interrupt)

Table 24. Interrupt Vectors in Order of Priority

Architecture

Figure 9displays a block diagram of the interrupt controller.



Figure 9. Interrupt Controller Block Diagram

Operation

Master Interrupt Enable

The master interrupt enable bite(QE) in the Interrupt ContrdRegister globally enables and disables interrupts.

Interrupts are globally enabled by any of the following actions:

- Execution of an EI (Enable Interrupt) instruction.
- Execution of arret (Return from Interrupt) instruction.
- Writing a 1 to the IRQE bit in the Interrupt Control Register.

Interrupts are globally disabled by any of the following actions:

- Execution of aDI (Disable Interrupt) instruction.
- eZ8 CPU acknowledgement of an interruptvisce request from this terrupt controller.
- Writing a 0 to the RQE bit in the Interrupt Control Register.
- Reset.
- Execution of a Trap instruction.
- Illegal Instruction trap.

Watchdog Timer

Watchdog Timer (WDT) protects against corroptunreliable software, power faults, and other system-level problems ich can place the Z8 Encore! **%F**0822 Series device into unsuitable operating statesin**l**cludes the following features:

- On-chip RC oscillator.
- A selectable time-out response—Reset or Interrupt.
- 24-bit programmable time-out value.

Operation

WDT is a retriggerable one-shot timer that etcs or interrupts the Z8 Encore! XP F0822 Series device when the WDT reaches its terminal. It uses its own dedicated on-chip RC oscillator as its clock source. The WDats only two modes of operation—ON and OFF. When enabled, it always counts and strute refreshed to prevent a time-out. An enable is performed by accuting the WDT instruction or by setting the T_AO Option Bit. The WDT_AO bit enables the WDT to operate table time, even if a WDT instruction has not been executed.

The WDT is a 24-bit reloadable downcountreat uses three 8-bit registers in the eZ8 CPU register space to set the reloadevaThe nominal WDT time-out period is given by the following equation:

WDT Time-out Period (ms) = $\frac{\text{WDT Reload Value}}{10}$

where the WDT reload value is the **deal** value of the 24-bit value given by {WDTU[7:0], WDTH[7:0], WDTL[7:0]} and the typical Watchdog Timer RC oscillator frequency is 10 kHz. WDT cannot be refreshed once it reaches 2H. The WDT Reload Value must not be set to values below 04H. Table 47provides information on approximate time-out delays for minum and maximum WDT reload values.

Table 47. Watchady Timer Approximate Time Out Delays	Table 47.	Watchdog	Timer	Approximate	Time-Out Delays
--	-----------	----------	-------	-------------	------------------------

WDT Reload Value	WDT Reload Value	Approximate Time-Out Delay (with 10 kHz typical WDT Oscillator Frequency)			
(Hex)	(Decimal)	Typical	Description		
000004	4	400 μs	Minimum time-out delay		
FFFFF	16,777,215	1677.5 s	Maximum time-out delay		

Universal Asynchronous Receiver/Transmitter

The Universal Asynchronous ecceiver/Transmitter (ART) is a full-duplex communication channel capable handling asynchronous data transfers. The UART uses a single 8-bit data mode with selected barity. Features of the UART include:

- 8-bit asynchronous data transfer
- Selectable even- and odd-parity generation and checking
- Option of one or two STOP bits
- Separate transmit and receive interrupts
- Framing, parity, overrun, and break detection
- Separate transmit and receive enables
- 16-bit Baud Rate Generator
- Selectable Multiprocessor (9-bit) modethwthree configurable interrupt schemes
- BRG timer mode
- Driver Enable output foexternal bus transceivers

Architecture

The UART consists of three primary functional blocks: Transmitter, Receiver, and Baud Rate Generator. The UART's transmitter **aed**eiver functions **ide**pendently, but use the same baud rate and data forring ure11 on page 90 displays the UART architecture.





Figure 21. SPI Configured as a Master in a Single Master, Multiple Slave System



Figure 22. SPI Configured as a Slave

Operation

The SPI is a full-duplex, synchronous, and **abter**-oriented channel that supports a fourwire interface (serial clock, transmit, receive and Slave select). The SPI block consists of a transmit/receive shift regist, a Baud Rate (clock) **Ge**rator and a control unit. 1 = \overline{SS} pin driven High (1). This bit has no effect if SIO = 0 or SPI configured as a Slave

SPI Diagnostic State Register

The SPI Diagnostic State Register provides **Databel**ity of internal state. This is a read only register used for SPI diagnostics.

Table 67.	SPI [Diagnostic	State	Register	(SPIDST)
					\ /

BITS	7	6	5	4	3	2	1	0
FIELD	SCKEN	TCKEN			SPI	STATE		
RESET		0						
R/W		R						
ADDR				F6	4H			

SCKEN–Shift Clock Enable

- 0 = The internal Shift Clock Enable signal is deasserted
- 1 = The internal Shift Clock Enable signalasserted (shift register is updates on next system clock)

TCKEN–Transmit Clock Enable

0 = The internal Transmit Clock Enable signal is deasserted.

1 = The internal Transmit Clod Inable signal is asserted. When this is asserted the serial data out is updated on the next system clock (MOSI or MISO).

SPISTATE-SPI State Machine

Defines the current state of etimternal SPI State Machine.

SPI Baud Rate High and Low Byte Registers

The SPI Baud Rate High and Low Byte Registcombine to form **a**6-bit reload value, BRG[15:0], for the SPI Baud Rate Generat@hen configured as a general purpose timer, the interrupt interval is callated using the following equation:

Interrupt Interval (s) = System Clock Period (s) × BRG[15:0]

BITS	7	6	5	4	3	2	1	0			
FIELD	BRH										
RESET	1										
R/W	R/W										
ADDR	F66H										

Table 68. SPI Baud Rate	High Byte	Register	(SPIBRH)
-------------------------	-----------	----------	----------

I²C Controller

The fC Controller makes the F0822 Series quarcts bus-compatible with the fC protocol. The fC Controller consists of toubidirectional bus lines—serial data signal (SDA) and a serial clock signal (SCL). Features of fCC controller include:

- Transmit and Receive Operation in MASTER mode.
- Maximum data rate of 400 kbit/s.
- 7-bit and 10-bit addressing modes for Slaves.
- Unrestricted number of data bytes transmitted per transfer.

The ²C Controller in the F0822 Series products does not operate in Slave mode.

Architecture

Figure 25displays the architecture of the Controller.





If the slave does not acknowledge, the NoktrAccwledge interrupt occurs (NCKI bit is set in the Status register, ACK bit is cleared). Software responds to the Not Acknowledge interrupt by setting the STOPP and clearing the TXI bit. The I2C Controller sends the STOP roction on the bus and clears the STOP and NCKI bits. The transaction isomplete (ignore the following steps).

- The fC Controller shifts in the byte of data from the C Slave on the SDA signal. The fC Controller sends a Notechnowledge to the C Slave if the NAK bit is set (last byte), else it sends an Acknowledge.
- 8. The ²C Controller asserts the Receinterrupt (RDRF bit set in the Status register).
- 9. Software responds by reading the Data Register which clears the RDRF bit. If there is only one more byte treceive, set the NAK bit of the C control Register.
- 10. If there are more bytes to transfer, return to Step 7.
- 11. After the last byte is shifted in, a Nacknowledge interrupt is generated by the I Controller.
- 12. Software responds by setting the P bit of the fC Control Register.
- 13. A STOP condition is sent to the CI Slave, the STOP and NCKI bits are cleared.

Read Transaction wi th a 10-Bit Address

Figure 31 displays the read transaction format a of 0-bit addresses dave. The shaded regions indicate data transferred from the Controller to slaves and unshaded regions indicate data transferred by the slaves to the Controller.

S	Slave Address 1st 7 bits	W=0	A	Slave Address 2nd Byte	A	s	Slave Address 1st 7 bits	R=1	А	Data	А	Data	Ā	Ρ	
---	-----------------------------	-----	---	---------------------------	---	---	-----------------------------	-----	---	------	---	------	---	---	--

Figure 31. Receive Data Format for a 10-Bit Addressed Slave

The first seven bits transtreid in the first byte are1110xx. The two bitsxx are the two most-significant bits of the 10-bit address. Tobeest bit of the first byte transferred is the write control bit.

Follow the steps below for the data tran**sfer**cedure for a read operation to a 10-bit addressed slave:

- 1. Software writes 1110B followed by the two address bits and a 0 (write) to the I Data Register.
- 2. Software asserts the TART and TXI bits of the AC Control Register.
- 3. The ²C Controller sends the Start condition.
- 4. The fC Controller loads the C Shift register with the contents of the IData Register.

Flash Memory Address 0000H

Table 89. Option Bits at Flash Memory Address 0000H for 8K Series Flash Devices

BITS	7	6	5	4	3	2	1	0			
FIELD	WDT_RES	WDT_AO	OSC_SEL[1:0]		VBO_AO	RP	Reserved	FWP			
RESET	U										
R/W	R/W										
ADDR	Program Memory 0000H										
Note: U = Unchanged by Reset, R/W = Read/Write.											

WDT_RES—Watchdog Timer Reset

- 0 = Watchdog Timer time-out generates an interrupt request. Interrupts must be globally enabled for the e**ZB** U to acknowledge the interrupt request.
- 1 = Watchdog Timer time-out causes a Rebeis setting is the default for unprogrammed (erased) Flash.

WDT_AO—Watchdog Timer Always On

- 0 = Watchdog Timer is automatically enter upon application of system power. Watchdog Timer can not be disabled.
- 1 = Watchdog Timer is enabled upon execution the WDT instruction. Once enabled, the Watchdog Timer can only be disabled by a Reset or Stop Mode Recovery. This setting is the **bault** for unprogrammed (erased) Flash.

OSC_SEL[1:0]—OSCILLATOR Mode Selection

- 00 = On-chip oscillator configured for use with external RC networks (<4 MHz).
- 01 = Minimum power for use with very low low equency crystals (32 kHz to 1.0 MHz).
- 10 = Medium power for use with medium **queency** crystals or ceramic resonators (0.5 MHz to 10.0 MHz).
- 11 = Maximum power for use with high freency crystals (8.0 MHz to 20.0 MHz). This setting is the **fa**ult for unprogrammed (erased) Flash.

VBO_AO—Voltage Brownout Protection Always On

- 0 = Voltage Brownout Protection is disedlin STOP mode toeduce total power consumption.
- 1 = Voltage Brownout Protection is always enabled including during STOP mode. This setting is the defta for unprogrammed (erased) Flash.
- **RP**—Read Protect
- 0 = User program code is inaccessible. item control features are available through the OCD.
- 1 = User program code is accessible. All OCD commands are enabled. This setting is the defth for unprogrammed (erased) Flash.

Z8 Encore! XP [®] F0822 Series Product Specification





Figure 35. Connecting the On-Chip Oscillator to an External RC Network

An external resistance value of 4 Ω is recommended for oscillator operation with an external RC network. The minimum resistanvalue to ensure operation is 40. If he typical oscillator frequency can be estimated from the values of the resistant (k Ω) and capacitor (C in pF) elements using the below equation:

Oscillator Frequency (kHz) = $\frac{1 \times 10^{6}}{(0.4 \times R \times C) + (4 \times C)}$

Figure 36on page 170 displays the typical (3.3 V and 25 oscillator frequency as a function of the capacitor Q in pF) employed in the RC network assuming a 425 kternal resistor. For very small values of C, presatic capacitance of the oscillator XIN pin and the printed circuit board should be indeed in the estimation of the oscillator frequency.

It is possible to operate the RC oscillator grownly the parasitic conductance of the package and printed circuit board. To minimize stevilsy to external parasites, external capacitance values in excess of 20 pF are recommended.





Figure 41. Typical Active Mode I DD Versus System Clock Frequency

Figure 42displays the maximum active mode contreonsumption across the full operating temperature range of the device and vetteessystem clock frequency. All GPIO pins are configured as outputs and driven High.



Figure 42. Maximum Active Mode I DD Versus System Clock Frequency

192

Figure 45displays the maximum current constitution in STOP mode with the VBO and Watchdog Timer enabled versus the power by poltage. All GPIO pins are configured as outputs and driven High.



Figure 45. Maximum STOP Mode I _{DD} with VBO Enabled versus Power Supply Voltage

Figure 46on page 193 displays the maximum current consumption in STOP mode with the VBO disabled and Watchdog Timer enabled versus the power supply voltage. All GPIO pins are configured as outputs and driven High. Disabling the Watchdog Timer and its internal RC oscillator in STOP mode willovide some additional reduction in STOP mode current consumption. This small current uction is indistinguishable on the scale of Figure 46on page 193.

Z8 Encore! XP [®] F0822 Series Product Specification

241

Index

Symbols

212 % 212 @ 212

Numerics

10-bit ADC 4 40-lead plastic dual-inline packa@84

A

absolute maximum rating \$85 AC characteristics 94 ADC 214 architecture 47 automatic power-down48 block diagram147 continuous conversiofh48 control register 50 control register definition \$50 data high byte register51 data low bits register51 electrical characteristics and timing9 operation148 single-shot conversion/48 ADCCTL register150 ADCDH register151 ADCDL register151 **ADCX 214** ADD 214 additional symbol 212 address space3 **ADDX 214** analog signals0 analog-to-digital converter (ADCI)47 AND 217 **ANDX 217** arithmetic instruction **214** assembly language programmi2009

assembly language syntax0

В

B 212 b 211 baud rate generator, UAR999 **BCLR 215** binary number suffix212 **BIT 215** bit 211 clear215 manipulation instruction **215** set215 set or clea@15 swap215, 218 test and jump217 test and jump if non-zer2017 test and jump if zer@17 block diagram3 block transfer instruction 215 **BRK 217** BSET215 BSWAP 215, 218 **BTJ217** BTJNZ217 BTJZ217

С

CALL procedure217 capture mod&1 capture/compare mod&2 cc 211 CCF 216 characteristics, electricaB5 clear216 clock phase (SPI)16 CLR 216 COM 217 operation timing155 page eras**6**58 page select regist60 FPS registe160 FSTAT registe160

G

gated mode2 general-purpose I/@7 GPIO4, 47 alternate function#7 architecture47 control register definition#9 input data sample timin200 interrupts49 port A-C pull-up enable sub-registers port A-H address registe59 port A-H alternate faction sub-registers1 port A-H control register51 port A-H data direction sub-registers port A-H high drive enable sub-registers port A-H input data registers4 port A-H output control sub-registers? port A-H output data registe55 port A-H stop mode meovery sub-registers3 port availability by device 7 port input timing200 port output timin@01

Η

H 212 HALT 216 halt mode45, 216 hexadecimal number prefix/suff**2**12

I

I2C 4 10-bit address read transaction7 10-bit address transaction84 10-bit addressed slave data transfer form84 10-bit receive data form4137

7-bit address transaction 82 7-bit address, reading a transaction 7-bit addressed slave data transfer forfisat, 132 133 7-bit receive data transfer formas6 baud high and low byte registers 145 C status register40 control register definition\$39 controller127 controller signals interrupts128 operation128 SDA and SCL signal \$28 stop and start conditions30 I2CBRH register143, 144, 145 I2CBRL register143 I2CCTL register141 I2CDATA register139 I2CSTAT register140 IM 211 immediate data11 immediate operand pref212 **INC 214** increment214 increment word 214 **INCW 214** indexed211 indirect address prefi212 indirect registe211 indirect register pai211 indirect working register 211 indirect working register page11 infrared encoder/decoder (IrDA)09 instruction set, ez8 CP209 instructions ADC 214 **ADCX 214** ADD 214 **ADDX 214** AND 217 **ANDX 217** arithmetic214 **BCLR 215 BIT 215**