# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, IrDA, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	11
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f0411hh020sc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# ADC Data High Byte Register ..... 151 ADC Data Low Bits Register ..... 151 Flash Write/Erase Protection ..... 156

I2C Diagnostic Control Register ..... 145

Mass Erase
Flash Controller Bypass 158
Flash Controller Behavior in Debug Mode
Flash Control Register Definitions
Flash Control Register 159
Flash Status Register 160
Page Select Register 160
Flash Sector Protect Register 161
Flash Frequency High and Low Byte Registers
Option Bits
Operation
Option Bit Configuration By Reset
Option Bit Address Space 163
Flash Memory Address 0000H 164
Flash Memory Address 0001H 165
On-Chip Oscillator
Operating Modes
Crystal Oscillator Operation
Oscillator Operation with an External RC Network.
On-Chip Debugger
Architecture
Operation

Table of Contents

Address (Hex)	Register Description	Mnemonic	Reset (Hex)	Page No
FFC	Flags	_	XX	Refer to eZ8
FFD	Register Pointer	RP	XX	CPU User
FFE	Stack Pointer High Byte	SPH	XX	Manual
FFF	Stack Pointer Low Byte	SPL	XX	-
XX=Undefined				

## Table 7. Register File Address Map (Continued)

#### **UARTO Status 0** U0STAT0 (F41H - Read Only) **UART0** Control 0 D7 D6 D5 D4 D3 D2 D1 D0 U0CTL0 (F42H - Read/Write) D7 D6 D5 D4 D3 D2 D1 D0 -CTS signal Returns the level of the CTS -Loop Back Enable 0 = Normal operation 1 = Transmit data is looped signal Transmitter Empty 0 = Data is currently back to the receiver transmitting 1 = Transmission is STOP Bit Select 0 = Transmitter sends 1 complete STOP bit -Transmitter Data Register 0 = Transmit Data Register is 1 = Transmitter sends 2STOP bits full 1 = Transmit Data register is Send Break 0 = No break is sent empty 1 = Output of the transmitter Break Detect 0 = No break occurred is zero Parity Select 0 = Even parity 1 = A break occurred 1 = Odd parity Framing Error 0 = No framing error Parity Enable 0 = Parity is disabled occurred 1 = A framing occurred 1 = Parity is enabled Overrun Error CTS Enable 0 = No overrrun error0 = CTS signal has no effect occurred on the 1 = An overrun error transmitter occurred 1 = UART recognizes $\overline{CTS}$ signal as a Parity Error transmit enable control 0 = No parity error occurred 1 = A parity error occurred signal Receive Data Available Receive Enable 0 = Receive Data Register is 0 = Receiver disabled 1 = Receiver enabled empty 1 = A byte is available in the Transmit Enable 0 = Transmitter disabled Receive Data Register 1 = Transmitter enabled

21

34

Port C Address PCADDR (FD8H - Read/Write) Port C Address[7:0] Selects Port Sub-Registers: 00H = No function 01H = Data direction 02H = Alternate function 03H = Output control (opendrain) 04H = High drive enable 05H = STOP mode recovery enable 06H = Pull-up enable 07H-FFH = No function

Port C Control PCCTL (FD9H - Read/Write) D7D6D5D4D3D2D1D0

	Port C Control [5:0] Provides Access to Port Sub-Registers
	Reserved

Port C Input Data

PCIN (FDAH - Read Only) D7D6D5D4D3D2D1D0

Port C Input Data [5:0]

-----Reserved

Port C Output Data PCOUT (FDBH - Read/Write) D7/D6/D5/D4/D3/D2/D1/D0

Port C Output Data [5:0]

### Port A–C Control Registers

The Port A–C Control Registers set the GPIO port operation. The value in the corresponding Port A–C Address Register determines the control sub-registers accessible using the Port A–C Control Register (Table 15).

#### Table 15. Port A–C Control Registers (PxCTL)

BITS	7	6	5	4	3	2	1	0			
FIELD	PCTL										
RESET	00H										
R/W	R/W										
ADDR				FD1H, FD	5H, FD9H						

#### PCTL[7:0]—Port Control

The Port Control Register provides access to all sub-registers that configure the GPIO Port operation.

#### Port A–C Data Direction Sub-Registers

The Port A–C Data Direction sub-register is accessed through the Port A–C Control register by writing 01H to the Port A–C Address Register (Table 16).

#### Table 16. Port A–C Data Direction Sub-Registers

BITS	7 6 5 4 3		2	1	0						
FIELD	DD7	DD6	DD5	DD4	DD3	DD2	DD1	DD0			
RESET	1										
R/W				R/	W						
ADDR	lf 01H i	n Port A–C	Address Reg	gister, acces	sible throug	n the Port A-	-C Control F	Register			

#### DD[7:0]—Data Direction

These bits control the direction of the associated port pin. Port Alternate Function operation overrides the Data Direction register setting.

- 0 = Output. Data in the Port A–C Output Data Register is driven onto the port pin.
- 1 = Input. The port pin is sampled and the value written into the Port A–C Input Data Register. The output driver is tri-stated.

#### Port A–C Alternate Function Sub-Registers

The Port A–C Alternate Function sub-register (Table 17) is accessed through the Port A–C Control Register by writing 02H to the Port A–C Address Register. The Port A–C Alternate Function sub-registers select the alternate functions for the selected

#### **COMPARE Mode**

When the timer is disabled, the Timer Output signal is set to the value of this bit. When the timer is enabled, the Timer Output signal is complemented upon timer Reload.

#### **GATED Mode**

- 0 = Timer counts when the Timer Input signal is High (1) and interrupts are generated on the falling edge of the Timer Input.
- 1 = Timer counts when the Timer Input signal is Low (0) and interrupts are generated on the rising edge of the Timer Input.

#### **CAPTURE/COMPARE Mode**

- 0 = Counting is started on the first rising edge of the Timer Input signal. The current count is captured on subsequent rising edges of the Timer Input signal.
- 1 = Counting is started on the first falling edge of the Timer Input signal. The current count is captured on subsequent falling edges of the Timer Input signal.

#### **PRES**—Prescale value

The timer input clock is divided by 2<sup>PRES</sup>, where PRES is set from 0 to 7. The prescaler is reset each time the Timer is disabled. This insures proper clock division each time the Timer is restarted.

- 000 = Divide by 1
- 001 = Divide by 2
- 010 = Divide by 4
- 011 = Divide by 8
- 100 = Divide by 16
- 101 = Divide by 32
- 110 = Divide by 64
- 111 = Divide by 128

#### **TMODE**—Timer Mode

- 000 = ONE-SHOT mode
- 001 = CONTINUOUS mode
- 010 = COUNTER mode
- 011 = PWM mode
- 100 = CAPTURE mode
- 101 = COMPARE mode
- 110 = GATED mode
- 111 = CAPTURE/COMPARE mode

# Watchdog Timer

Watchdog Timer (WDT) protects against corrupt or unreliable software, power faults, and other system-level problems which can place the Z8 Encore! XP<sup>®</sup> F0822 Series device into unsuitable operating states. It includes the following features:

- On-chip RC oscillator.
- A selectable time-out response—Reset or Interrupt.
- 24-bit programmable time-out value.

## Operation

WDT is a retriggerable one-shot timer that resets or interrupts the Z8 Encore! XP F0822 Series device when the WDT reaches its terminal count. It uses its own dedicated on-chip RC oscillator as its clock source. The WDT has only two modes of operation—ON and OFF. When enabled, it always counts and must be refreshed to prevent a time-out. An enable is performed by executing the WDT instruction or by setting the WDT\_AO Option Bit. The WDT\_AO bit enables the WDT to operate all the time, even if a WDT instruction has not been executed.

The WDT is a 24-bit reloadable downcounter that uses three 8-bit registers in the eZ8 CPU register space to set the reload value. The nominal WDT time-out period is given by the following equation:

WDT Time-out Period (ms) =  $\frac{\text{WDT Reload Value}}{10}$ 

where the WDT reload value is the decimal value of the 24-bit value given by {WDTU[7:0], WDTH[7:0], WDTL[7:0]} and the typical Watchdog Timer RC oscillator frequency is 10 kHz. WDT cannot be refreshed once it reaches 000002H. The WDT Reload Value must not be set to values below 000004H. Table 47 provides information on approximate time-out delays for minimum and maximum WDT reload values.

Table 47. Watchdog Tim	er Approximate Time-Out Delays
------------------------	--------------------------------

WDT Reload Value	WDT Reload Value	Approximate Time-Out Delay (with 10 kHz typical WDT Oscillator Frequency)		
(Hex)	(Decimal)	Typical	Description	
000004	4	400 μs	Minimum time-out delay	
FFFFF	16,777,215	1677.5 s	Maximum time-out delay	

multi-node network. The following MULTIPROCESSOR modes are available in hard-ware:

- Interrupt on all address bytes.
- Interrupt on matched address bytes and correctly framed data bytes.
- Interrupt only on correctly framed data bytes.

These modes are selected with MPMD[1:0] in the UART Control 1 Register. For all MULTIPROCESSOR modes, bit MPEN of the UART Control 1 Register must be set to 1.

The first scheme is enabled by writing 01b to MPMD[1:0]. In this mode, all incoming address bytes cause an interrupt, while data bytes never cause an interrupt. The ISR must manually check the address byte that caused triggered the interrupt. If it matches the UART address, the software should clear MPMD[0]. At this point, each new incoming byte interrupts the CPU. The software is then responsible for determining the end-of-frame. It checks for the end-of-frame by reading the MPRX bit of the UART Status 1 Register for each incoming byte. If MPRX=1, then a new frame begins. If the address of this new frame is different from the UART's address, then MPMD[0] must be set to 1 causing the UART interrupts to go inactive until the next address byte. If the new frame's address matches the UART's address, then the data in the new frame should be processed as well.

The second scheme is enabled by setting MPMD[1:0] to 10b and writing the UART's address into the UART Address Compare Register. This mode introduces more hardware control, interrupting only on frames that match the UART's address. When an incoming address byte does not match the UART's address, it is ignored. All successive data bytes in this frame are also ignored. When a matching address byte occurs, an interrupt is issued and further interrupts occur on each successive data byte. The first data byte in the frame contains the NEWFRM=1 in the UART Status 1 Register. When the next address byte occurs, the hardware compares it to the UART's address. If there is a match, the interrupts continue and the NEWFRM bit is set for the first byte of the new frame. If there is no match, then the UART ignores all incoming bytes until the next address match.

The third scheme is enabled by setting MPMD [1:0] to 11b and by writing the UART's address into the UART Address Compare Register. This mode is identical to the second scheme, except that there are no interrupts on address bytes. The first data byte of each frame is still accompanied by a NEWFRM assertion.

#### **External Driver Enable**

The UART provides a Driver Enable (DE) signal for off-chip bus transceivers. This feature reduces the software overhead associated with using a GPIO pin to control the transceiver when communicating on a multi-transceiver bus, such as RS-485.

Driver Enable is an active High signal that envelopes the entire transmitted data frame including parity and STOP bits as displayed in Figure 15 on page 97. The Driver Enable signal asserts when a byte is written to the UART Transmit Data Register. The Driver

For a given UART data rate, the integer baud rate divisor value is calculated using the following equation:

UART Baud Rate Divisor Value (BRG) = Round 
$$\left(\frac{\text{System Clock Frequency (Hz)}}{16xUART Data Rate (bits/s)}\right)$$

The baud rate error relative to the desired baud rate is calculated using the following equation:

For reliable communication, the UART baud rate error must never exceed 5 percent. Table 61 provides information on data rate errors for popular baud rates and commonly used crystal oscillator frequencies.

10.0 MHz S	ystem Clock			5.5296 MHz	z System Cloo	ck 🛛	
Desired Rate	BRG Divisor	Actual Rate	e Error	Desired Rate	BRG Divisor	Actual Rate	e Error
(kHz)	(Decimal)	(kHz)	(%)	(kHz)	(Decimal)	(kHz)	(%)
1250.0	N/A	N/A	N/A	1250.0	N/A	N/A	N/A
625.0	1	625.0	0.00	625.0	N/A	N/A	N/A
250.0	3	208.33	-16.67	250.0	1	345.6	38.24
115.2	5	125.0	8.51	115.2	3	115.2	0.00
57.6	11	56.8	-1.36	57.6	6	57.6	0.00
38.4	16	39.1	1.73	38.4	9	38.4	0.00
19.2	33	18.9	0.16	19.2	18	19.2	0.00
9.60	65	9.62	0.16	9.60	36	9.60	0.00
4.80	130	4.81	0.16	4.80	72	4.80	0.00
2.40	260	2.40	-0.03	2.40	144	2.40	0.00
1.20	521	1.20	-0.03	1.20	288	1.20	0.00
0.60	1042	0.60	-0.03	0.60	576	0.60	0.00
0.30	2083	0.30	0.2	0.30	1152	0.30	0.00

#### Table 61. UART Baud Rates

# I<sup>2</sup>C Controller

The I<sup>2</sup>C Controller makes the F0822 Series products bus-compatible with the I<sup>2</sup>C protocol. The I<sup>2</sup>C Controller consists of two bidirectional bus lines—a serial data signal (SDA) and a serial clock signal (SCL). Features of the I<sup>2</sup>C Controller include:

- Transmit and Receive Operation in MASTER mode.
- Maximum data rate of 400 kbit/s.
- 7-bit and 10-bit addressing modes for Slaves.
- Unrestricted number of data bytes transmitted per transfer.

The I<sup>2</sup>C Controller in the F0822 Series products does not operate in Slave mode.

# Architecture

Figure 25 displays the architecture of the  $I^2C$  Controller.





# Operation

The I<sup>2</sup>C Controller operates in MASTER mode to transmit and receive data. Only a single master is supported. Arbitration between two masters must be accomplished in software. I<sup>2</sup>C supports the following operations:

- Master transmits to a 7-bit Slave
- Master transmits to a 10-bit Slave
- Master receives from a 7-bit Slave
- Master receives from a 10-bit Slave

## SDA and SCL Signals

 $I^2C$  sends all addresses, data and acknowledge signals over the SDA line, most-significant bit first. SCL is the common clock for the  $I^2C$  Controller. When the SDA and SCL pin alternate functions are selected for their respective GPIO ports, the pins are automatically configured for open-drain operation.

The master  $(I^2C)$  is responsible for driving the SCL clock signal, although the clock signal becomes skewed by a slow slave device. During the low period of the clock, the slave pulls the SCL signal Low to suspend the transaction. The master releases the clock at the end of the low period and notices that the clock remains low instead of returning to a high level. When the slave releases the clock, the I<sup>2</sup>C Controller continues the transaction. All data is transferred in bytes and there is no limit to the amount of data transferred in one operation. When transmitting data or acknowledging read data from the slave, the SDA signal changes in the middle of the low period of SCL and is sampled in the middle of the high period of SCL.

# I<sup>2</sup>C Interrupts

The I<sup>2</sup>C Controller contains four sources of interrupts—Transmit, Receive, Not Acknowledge, and Baud Rate Generator. These four interrupt sources are combined into a single interrupt request signal to the interrupt controller. The Transmit Interrupt is enabled by the IEN and TXI bits of the control register. The Receive and Not Acknowledge interrupts are enabled by the IEN bit of the control register. BRG interrupt is enabled by the BIRQ and IEN bits of the control register.

Not Acknowledge interrupts occur when a Not Acknowledge condition is received from the slave or sent by the I<sup>2</sup>C Controller and neither the START or STOP bit is set. The Not Acknowledge event sets the NCKI bit of the I<sup>2</sup>C Status Register and can only be cleared by setting the START or STOP bit in the I<sup>2</sup>C Control Register. When this interrupt occurs, the I<sup>2</sup>C Controller waits until either the STOP or START bit is set before performing any action. In an ISR, the NCKI bit should always be checked prior to servicing transmit or receive interrupt conditions because it indicates the transaction is being terminated.

- 9. Software responds by writing the second byte of address into the contents of the I<sup>2</sup>C Data Register.
- 10. The I<sup>2</sup>C Controller shifts the rest of the first byte of address and write bit out the SDA signal.
- If the I<sup>2</sup>C Slave sends an acknowledge by pulling the SDA signal low during the next high period of SCL the I<sup>2</sup>C Controller sets the ACK bit in the I<sup>2</sup>C Status register. Continue with step 12.

If the slave does not acknowledge the first address byte, the I<sup>2</sup>C Controller sets the NCKI bit and clears the ACK bit in the I<sup>2</sup>C Status register. Software response to the Not Acknowledge interrupt by setting the STOP and FLUSH bits and clearing the TXI bit. The I2C Controller sends the STOP condition on the bus and clears the STOP and NCKI bits. The transaction is complete (ignore following steps).

- 12. The I<sup>2</sup>C Controller loads the I<sup>2</sup>C Shift register with the contents of the I<sup>2</sup>C Data Register (2nd byte of address).
- 13. The I<sup>2</sup>C Controller shifts the second address byte out the SDA signal. After the first bit has been sent, the Transmit Interrupt is asserted.
- 14. Software responds by setting the STOP bit in the I<sup>2</sup>C Control Register. The TXI bit can be cleared at the same time.
- 15. Software polls the STOP bit of the I<sup>2</sup>C Control Register. Hardware deasserts the STOP bit when the transaction is completed (STOP condition has been sent).
- 16. Software checks the ACK bit of the I<sup>2</sup>C Status register. If the slave acknowledged, the ACK bit is equal to 1. If the slave does not acknowledge, the ACK bit is equal to 0. The NCKI interrupt do not occur because the STOP bit was set.

#### Write Transaction with a 10-Bit Address

Figure 29 displays the data transfer format for a 10-bit addressed slave. Shaded regions indicate data transferred from the  $I^2C$  Controller to slaves and unshaded regions indicate data transferred from the slaves to the  $I^2C$  Controller.

s	Slave Address 1st 7 bits	W = 0	Α	Slave Address 2nd Byte	Α	Data	Α	Data	A/A	P/S
				<b>,</b> ,						

#### Figure 29. 10-Bit Addressed Slave Data Transfer Format

The first seven bits transmitted in the first byte are 11110XX. The two bits XX are the two most-significant bits of the 10-bit address. The lowest bit of the first byte transferred is the read/write control bit (=0). The transmit operation is carried out in the same manner as 7-bit addressing.

### **Flash Status Register**

The Flash Status Register (Table 84) indicates the current state of the Flash Controller. This register can be read at any time. The Read-only Flash Status Register shares its Register File address with the Write-only Flash Control Register.

### Table 84. Flash Status Register (FSTAT)

BITS	7	6	5	4	3	2	1	0	
FIELD	Rese	erved			FSTAT				
RESET		0							
R/W		R							
ADDR	FF8H								

#### Reserved

These bits are reserved and must be 0.

#### FSTAT—Flash Controller Status

- $00_{000} =$ Flash Controller locked.
- 00\_0001 = First unlock command received.
- $00_{010} =$  Second unlock command received.
- $00_{011} =$ Flash Controller unlocked.
- 00\_0100 = Flash Sector Protect Register selected.
- $00_1xxx =$  Program operation in progress.
- $01_0xxx = Page erase operation in progress.$
- 10\_0xxx = Mass erase operation in progress.

#### Page Select Register

The Page Select (FPS) Register (Table 85) selects the Flash memory page to be erased or programmed. Each Flash Page contains 512 bytes of Flash memory. During a Page Erase operation, all Flash memory locations with the 7 most significant bits of the address given by the PAGE field are erased to FFH.

The Page Select Register shares its Register File address with the Flash Sector Protect Register. The Page Select Register cannot be accessed when the Flash Sector Protect Register is enabled.

BITS	7	6	5	4	3	2	1						
FIELD	INFO_EN	INFO_EN PAGE											
RESET	0												
R/W				R/	W								
				FF	9H								

#### Table 85. Page Select Register (FPS)

0

# **On-Chip Oscillator**

Z8 Encore! XP<sup>®</sup> F0822 Series products feature an on-chip oscillator for use with external crystals with frequencies from 32 kHz to 20 MHz. In addition, the oscillator can support external RC networks with oscillation frequencies up to 4 MHz or ceramic resonators with oscillation frequencies up to 20 MHz. This oscillator generates the primary system clock for the internal eZ8 CPU and the majority of the on-chip peripherals. Alternatively, the  $X_{IN}$  input pin can also accept a CMOS-level clock input signal (32 kHz–20 MHz). If an external clock generator is used, the  $X_{OUT}$  pin must be left unconnected.

When configured for use with crystal oscillators or external clock drivers, the frequency of the signal on the  $X_{IN}$  input pin determines the frequency of the system clock (that is, no internal clock divider). In RC operation, the system clock is driven by a clock divider (divide by 2) to ensure 50% duty cycle.

## **Operating Modes**

Z8 Encore! XP F0822 Series products support 4 different oscillator modes:

- On-chip oscillator configured for use with external RC networks (<4 MHz).
- Minimum power for use with very low frequency crystals (32 kHz to 1.0 MHz).
- Medium power for use with medium frequency crystals or ceramic resonators (0.5 MHz to 10.0 MHz).
- Maximum power for use with high frequency crystals or ceramic resonators (8.0 MHz to 20.0 MHz).

The oscillator mode is selected through user-programmable Option Bits. For more information, see Option Bits on page 163.

## **Crystal Oscillator Operation**

Figure 34 on page 168 displays a recommended configuration for connection with an external fundamental-mode, parallel-resonant crystal operating at 20 MHz. Recommended 20 MHz crystal specifications are provided in Table 91 on page 168. Resistor R1 is optional and limits total power dissipation by the crystal. The printed circuit board layout must add no more than 4 pF of stray capacitance to either the  $X_{IN}$  or  $X_{OUT}$  pins. If oscillation does not occur, reduce the values of capacitors C1 and C2 to decrease loading.

Table 100 provides information on the external RC oscillator electrical characteristics and timing, and Table 101 provides information on the Flash memory electrical characteristics and timing.

		T <sub>A</sub> = -4	40 °C to 1	05 °C					
Symbol	Parameter	Minimum Typical <sup>1</sup> Maximum		Units	Conditions				
V <sub>DD</sub>	Operating Voltage Range	2.70 <sup>1</sup>	-	-	V				
R <sub>EXT</sub>	External Resistance from XIN to VDD	40	45	200	kΩ				
C <sub>EXT</sub>	External Capacitance from XIN to VSS	0	20	1000	pF				
F <sub>OSC</sub>	F <sub>OSC</sub> External RC Oscillation – – 4 MHz Frequency								
<sup>1</sup> When using the external RC oscillator mode, the oscillator can stop oscillating if the power supply drops below 2.7 V, but before the power supply drops to the voltage brown-out threshold. The oscillator will resume oscillation as soon as the supply voltage exceeds 2.7 V.									

## Table 100. External RC Oscillator Electrical Characteristics and Timing

### Table 101. Flash Memory Electrical Characteristics and Timing

	V <sub>DI</sub> T <sub>A</sub> = -	<sub>D</sub> = 2.7 - 3 40 °C to 7	3.6V 105 °C		
Parameter	Minimum	Typical	Maximum	Units	Notes
Flash Byte Read Time	50	_	-	μS	
Flash Byte Program Time	20	_	40	μS	
Flash Page Erase Time	10	_	-	ms	
Flash Mass Erase Time	200	_	-	ms	
Writes to Single Address Before Next Erase	-	-	2		
Flash Row Program Time	_	-	8	ms	Cumulative program time for single row cannot exceed limit before next erase. This parameter is only an issue when bypassing the Flash Controller.

	V <sub>DI</sub> T <sub>A</sub> = -	<sub>D</sub> = 2.7 - 3 40 °C to 7	3.6V 105 °C		
Parameter	Minimum	Typical	Maximum	Units	Notes
Data Retention	100	-	-	years	25 °C
Endurance	10,000	_	_	cycles	Program / erase cycles

#### Table 101. Flash Memory Electrical Characteristics and Timing (Continued)

Table 102 provides information on the Reset and Stop Mode Recovery pin timing and Table 103 provides information on the Watchdog Timer Electrical Characteristics and Timing.

#### Table 102. Reset and Stop Mode Recovery Pin Timing

		T <sub>A</sub> = -	40 °C to ′	105 °C						
Symbol	Parameter	Minimum	Typical	Maximum	Units	Conditions				
T <sub>RESET</sub>	Reset pin assertion to initiate a System Reset	4	_	_	T <sub>CLK</sub>	Not in STOP mode. T <sub>CLK</sub> = System Clock period.				
T_SMRStop Mode Recovery pin Pulse Rejection Period102040nsRESET, DBG and GPIO pins configured as SMR sources.										
<sup>1</sup> When using the external RC oscillator mode, the oscillator can stop oscillating if the power supply drops below 2.7 V, but before the power supply drops to the voltage brown-out threshold. The oscillator will resume oscillation as soon as the supply voltage exceeds 2.7 V.										

#### Table 103. Watchdog Timer Electrical Characteristics and Timing

		V <sub>DI</sub> T <sub>A</sub> = -	<sub>D</sub> = 2.7–3. 40 °C to <i>1</i>			
Symbol	Parameter	Minimum	Typical	Units	Conditions	
F <sub>WDT</sub>	WDT Oscillator Frequency	5	10	20	kHz	
I <sub>WDT</sub>	WDT Oscillator Current including internal RC oscillator	-	< 1	5	μΑ	

# Z8 Encore! XP<sup>®</sup> F0822 Series Product Specification

# Packaging

Figure 60 displays the 20-pin SSOP package available for Z8 Encore!  $XP^{\mbox{\sc B}}$  F0822 Series devices.



Figure 60. 20-Pin Small Shrink Outline Package (SSOP)

Figure 61 displays the 20-pin PDIP package available for Z8 Encore! XP F0822 Series devices.



Figure 61. 20-Pin Plastic Dual-Inline Package (PDIP)

נים שחע דנים Z8F04xx with 4 KB Fla	Чза Цар sh, 10-Bit	MAR August	of I/O Lines	iti ali Interrupts	2 16-Bit Timers w/PWN	10-Bit A/D Channels	1 <sup>2</sup> C	SPI	UARTs with IrDA	Description
Standard Temperature:	0 °C to 70	°C								
Z8F0421HH020SC	4 KB	1 KB	11	16	2	2	1	0	1	SSOP 20-pin package
Z8F0421PH020SC	4 KB	1 KB	11	16	2	2	1	0	1	PDIP 20-pin package
Z8F0422SJ020SC	4 KB	1 KB	19	19	2	5	1	1	1	SOIC 28-pin package
Z8F0422PJ020SC	4 KB	1 KB	19	19	2	5	1	1	1	PDIP 28-pin package
Extended Temperature:	-40 °C to	105 °C								
Z8F0421HH020EC	4 KB	1 KB	11	16	2	2	1	0	1	SSOP 20-pin package
Z8F0421PH020EC	4 KB	1 KB	11	16	2	2	1	0	1	PDIP 20-pin package
Z8F0422SJ020EC	4 KB	1 KB	19	19	2	5	1	1	1	SOIC 28-pin package
Z8F0422PJ020EC	4 KB	1 KB	19	19	2	5	1	1	1	PDIP 28-pin package

238

### Z8 Encore! XP<sup>®</sup> F0822 Series Product Specification

# Index

## **Symbols**

# 212 % 212 @ 212

# Numerics

10-bit ADC 4 40-lead plastic dual-inline package 234

# A

absolute maximum ratings 185 AC characteristics 194 ADC 214 architecture 147 automatic power-down 148 block diagram 147 continuous conversion 148 control register 150 control register definitions 150 data high byte register 151 data low bits register 151 electrical characteristics and timing 199 operation 148 single-shot conversion 148 ADCCTL register 150 ADCDH register 151 ADCDL register 151 ADCX 214 ADD 214 additional symbols 212 address space 13 **ADDX 214** analog signals 10 analog-to-digital converter (ADC) 147 AND 217 **ANDX 217** arithmetic instructions 214 assembly language programming 209

assembly language syntax 210

# B

B 212 b 211 baud rate generator, UART 99 **BCLR 215** binary number suffix 212 **BIT 215** bit 211 clear 215 manipulation instructions 215 set 215 set or clear 215 swap 215, 218 test and jump 217 test and jump if non-zero 217 test and jump if zero 217 block diagram 3 block transfer instructions 215 **BRK 217 BSET 215** BSWAP 215, 218 **BTJ 217** BTJNZ 217 **BTJZ 217** 

# С

CALL procedure 217 capture mode 81 capture/compare mode 82 cc 211 CCF 216 characteristics, electrical 185 clear 216 clock phase (SPI) 116 CLR 216 COM 217