# E·XFL

# Zilog - Z8F0421HH020EC00TR Datasheet



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, IrDA, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	11
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f0421hh020ec00tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **¢** Warning: DO NOT USE IN LIFE SUPPORT

## LIFE SUPPORT POLICY

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

#### As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

#### **Document Disclaimer**

©2008 by Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

Z8, Z8 Encore!, Z8 Encore! XP, Z8 Encore! MC, Crimzon, eZ80, and ZNEO are trademarks or registered trademarks of Zilog, Inc. All other product or service names are the property of their respective owners.

# **Block Diagram**

Figure 1 displays the block diagram of the architecture of Z8 Encore!  $XP^{\mbox{\ensuremath{\mathbb{R}}}}$  F0822 Series devices.



Figure 1. Z8 Encore! XP<sup>®</sup> F0822 Series Block Diagram

# **CPU and Peripheral Overview**

# eZ8 CPU Features

Zilog's latest eZ8 8-bit CPU, meets the continuing demand for faster and more code-efficient microcontrollers. The eZ8 CPU executes a superset of the original  $Z8^{$ <sup>®</sup> instruction set.

Signal Mnem	onic	I/O	Description
Oscilla	ators		
XIN		I	<b>External Crystal Input</b> —This is the input pin to the crystal oscillator. A crystal is connected between the external crystal input and the XOUT pin to form the oscillator. In addition, this pin is used with external RC networks or external clock drivers to provide the system clock to the system.
XOUT		0	<b>External Crystal Output</b> —This pin is the output of the crystal oscillator. A crystal is connected between external crystal output and the XIN pin to form the oscillator. When the system clock is referred in this manual, it refers to the frequency of the signal at this pin. This pin must be left unconnected when not using a crystal.
On-Ch	ip De	ebugger	
DBG		I/O	<b>Debug</b> —This pin is the control and data input and output to and from the OCD. This pin is open-drain.
	!	Caution:	For operation of the OCD, all power pins $(V_{DD} \text{ and } AV_{DD})$ must be supplied with power and all ground pins $(V_{SS} \text{ and } AV_{SS})$ must be properly grounded. The DBG pin is open-drain and must have an external pull-up resistor to ensure proper operation.
Reset			
RESE	Г	I	RESET—Generates a Reset when asserted (driven Low).
Power	Sup	ply	
$V_{DD}$		I	Digital Power Supply.
AV <sub>DD</sub>		I	<b>Analog Power Supply</b> —Must be powered up and grounded to VDD, even if not using analog features.
$V_{SS}$		I	Digital Ground.
AV <sub>SS</sub>		Ι	<b>Analog Ground</b> —Must be grounded and connected to VSS, even if not using analog features.

# Table 3. Signal Descriptions (Continued)

# Port A–C Output Data Register

The Port A–C Output Data Register (Table 23) controls the output data to the pins.

# Table 23. Port A–C Output Data Register (PxOUT)

BITS	7	6	5	4	3	2	1	0	
FIELD	POUT7	POUT6	POUT5	POUT4	POUT3	POUT2	POUT1	POUT0	
RESET	0								
R/W		R/W							
ADDR		FD3H, FD7H, FDBH							

# POUT[7:0]—Port Output Data

These bits contain the data to be driven to the port pins. The values are only driven if the corresponding pin is configured as an output and the pin is not configured for alternate function operation.

0 =Drive a logical 0 (Low).

1 = Drive a logical 1 (High). High value is not driven if the drain has been disabled by setting the corresponding Port Output Control Register bit to 1.

Priority	Program Memory Vector Address	Interrupt Source
	0008H	Reserved
	000AH	Timer 1
	000CH	Timer 0
	000EH	UART 0 receiver
	0010H	UART 0 transmitter
	0012H	l <sup>2</sup> C
	0014H	SPI
	0016H	ADC
	0018H	Port A7, rising or falling input edge
	001AH	Port A6, rising or falling input edge
	001CH	Port A5, rising or falling input edge
	001EH	Port A4, rising or falling input edge
	0020H	Port A3, rising or falling input edge
	0022H	Port A2, rising or falling input edge
	0024H	Port A1, rising or falling input edge
	0026H	Port A0, rising or falling input edge
	0028H	Reserved
	002AH	Reserved
	002CH	Reserved
	002EH	Reserved
	0030H	Port C3, both input edges
	0032H	Port C2, both input edges
	0034H	Port C1, both input edges
Lowest	0036H	Port C0, both input edges

# Table 24. Interrupt Vectors in Order of Priority (Continued)

# **Receiving Data Using Interrupt-Driven Method**

The UART Receiver interrupt indicates the availability of new data (as well as error conditions). Follow the steps below to configure the UART receiver for interrupt-driven operation:

- 1. Write to the UART Baud Rate High and Low Byte Registers to set the required baud rate.
- 2. Enable the UART pin functions by configuring the associated GPIO Port pins for alternate function operation.
- 3. Execute a DI instruction to disable interrupts.
- 4. Write to the Interrupt Control Registers to enable the UART Receiver interrupt and set the required priority.
- 5. Clear the UART Receiver interrupt in the applicable Interrupt Request Register.
- 6. Write to the UART Control 1 Register to enable MULTIPROCESSOR (9-bit) mode functions, if desired.
  - Set the Multiprocessor Mode Select (MPEN) to enable MULTIPROCESSOR mode.
  - Set the Multiprocessor Mode Bits, MPMD[1:0], to select the required address matching scheme.
  - Configure the UART to interrupt on received data and errors or errors only (interrupt on errors only is unlikely to be useful for Z8 Encore! XP devices without a DMA block)
- 7. Write the device address to the Address Compare Register (automatic multiprocessor modes only).
- 8. Write to the UART Control 0 Register to:
  - Set the receive enable bit (REN) to enable the UART for data reception
  - Enable parity, if required, and if MULTIPROCESSOR mode is not enabled, and select either even or odd parity.
- 9. Execute an EI instruction to enable interrupts.

The UART is now configured for interrupt-driven data reception. When the UART Receiver Interrupt is detected, the associated ISR performs the following:

- 1. Check the UART Status 0 Register to determine the source of the interrupt-error, break, or received data.
- 2. If the interrupt was due to data available, read the data from the UART Receive Data Register. If operating in MULTIPROCESSOR (9-bit) mode, further actions may be required depending on the Multiprocessor Mode bits MPMD[1:0].
- 3. Clear the UART Receiver Interrupt in the applicable Interrupt Request Register.
- 4. Execute the IRET instruction to return from the ISR and await more data.

# **UART Receive Data Register**

Data bytes received through the RXD*x* pin are stored in the UART Receive Data Register (Table 53). The Read-only UART Receive Data Register shares a Register File address with the Write-only UART Transmit Data Register.

#### Table 53. UART Receive Data Register (U0RXD)

BITS	7	6	5	4	3	2	1	0	
FIELD	RXD								
RESET	X								
R/W	R								
ADDR	F40H								

#### **RXD**—Receive Data

UART receiver data byte from the RXDx pin

# UART Status 0 Register

The UART Status 0 and Status 1 registers (Table 54 and Table 55 on page 102) identify the current UART operating configuration and status.

#### Table 54. UART Status 0 Register (U0STAT0)

BITS	7	6	5	4	3	2	1	0
FIELD	RDA	PE	OE	FE	BRKD	TDRE	TXE	CTS
RESET			0		1	Х		
R/W				F	२			
ADDR		F41H						

#### **RDA**—Receive Data Available

This bit indicates that the UART Receive Data Register has received data. Reading the UART Receive Data Register clears this bit.

0 = The UART Receive Data Register is empty.

1 = There is a byte in the UART Receive Data Register.

#### **PE—Parity Error**

This bit indicates that a parity error has occurred. Reading the UART Receive Data Register clears this bit.

0 = No parity error has occurred.

1 = A parity error has occurred.

#### **OE—Overrun Error**

This bit indicates that an overrun error has occurred. An overrun occurs when new data is received and the UART Receive Data Register has not been read. If the RDA bit is reset to

For a given UART data rate, the integer baud rate divisor value is calculated using the following equation:

UART Baud Rate Divisor Value (BRG) = Round 
$$\left(\frac{\text{System Clock Frequency (Hz)}}{16xUART Data Rate (bits/s)}\right)$$

The baud rate error relative to the desired baud rate is calculated using the following equation:

For reliable communication, the UART baud rate error must never exceed 5 percent. Table 61 provides information on data rate errors for popular baud rates and commonly used crystal oscillator frequencies.

10.0 MHz S	ystem Clock			5.5296 MHz System Clock				
Desired Rate	BRG Divisor	Actual Rate	e Error	Desired Rate	BRG Divisor	Actual Rate	e Error	
(kHz)	(Decimal)	(kHz)	(%)	(kHz)	(Decimal)	(kHz)	(%)	
1250.0	N/A	N/A	N/A	1250.0	N/A	N/A	N/A	
625.0	1	625.0	0.00	625.0	N/A	N/A	N/A	
250.0	3	208.33	-16.67	250.0	1	345.6	38.24	
115.2	5	125.0	8.51	115.2	3	115.2	0.00	
57.6	11	56.8	-1.36	57.6	6	57.6	0.00	
38.4	16	39.1	1.73	38.4	9	38.4	0.00	
19.2	33	18.9	0.16	19.2	18	19.2	0.00	
9.60	65	9.62	0.16	9.60	36	9.60	0.00	
4.80	130	4.81	0.16	4.80	72	4.80	0.00	
2.40	260	2.40	-0.03	2.40	144	2.40	0.00	
1.20	521	1.20	-0.03	1.20	288	1.20	0.00	
0.60	1042	0.60	-0.03	0.60	576	0.60	0.00	
0.30	2083	0.30	0.2	0.30	1152	0.30	0.00	

#### Table 61. UART Baud Rates

3.579545 M	IHz System C	lock		1.8432 MHz System Clock				
Desired Rate	Desired BRG Rate Divisor		e Error	Desired Rate	BRG Divisor	Actual Rate	Error	
(kHz)	(Decimal)	(kHz)	(%)	(kHz)	(Decimal)	(kHz)	(%)	
1250.0	N/A	N/A	N/A	1250.0	N/A	N/A	N/A	
625.0	N/A	N/A	N/A	625.0	N/A	N/A	N/A	
250.0	1	223.72	-10.51	250.0	N/A	N/A	N/A	
115.2	2	111.9	-2.90	115.2	1	115.2	0.00	
57.6	4	55.9	-2.90	57.6	2	57.6	0.00	
38.4	6	37.3	-2.90	38.4	3	38.4	0.00	
19.2	12	18.6	-2.90	19.2	6	19.2	0.00	
9.60	23	9.73	1.32	9.60	12	9.60	0.00	
4.80	47	4.76	-0.83	4.80	24	4.80	0.00	
2.40	93	2.41	0.23	2.40	48	2.40	0.00	
1.20	186	1.20	0.23	1.20	96	1.20	0.00	
0.60	373	0.60	-0.04	0.60	192	0.60	0.00	
0.30	746	0.30	-0.04	0.30	384	0.30	0.00	

# Table 61. UART Baud Rates (Continued)

of minus four baud rate clocks to plus eight baud rate clocks around the expected time of an incoming pulse. If an incoming pulse is detected inside this window this process is repeated. If the incoming data is a logical 1 (no pulse), the Endec returns to the initial state and waits for the next falling edge. As each falling edge is detected, the Endec clock counter is reset, resynchronizing the Endec to the incoming signal. This procedure allows the Endec to tolerate jitter and baud rate errors in the incoming data stream. Resynchronizing the Endec does not alter the operation of the UART, which ultimately receives the data. The UART is only synchronized to the incoming data stream when a Start bit is received.

# **Infrared Endec Control Register Definitions**

All Infrared Endec configuration and status information is set by the UART control registers as defined in UART Control Register Definitions on page 100.

**Caution:** To prevent spurious signals during IrDA data transmission, set the IREN bit in the UART Control 1 register to 1 to enable the Infrared Endec before enabling the GPIO Port alternate function for the corresponding pin.

# **Caution:** In CONTINUOUS mode, ensure that ADC updates are limited by the input signal bandwidth of the ADC and the latency of the ADC and its digital filter. Step changes at the input are not seen at the next output from the ADC. The response of the ADC (in all modes) is limited by the input signal bandwidth and the latency.

Follow the steps below for setting up the ADC and initiating continuous conversion:

- 1. Enable the desired analog input by configuring the GPIO pins for alternate function. This disables the digital input and output driver.
- 2. Write to the ADC Control Register to configure the ADC for continuous conversion. The bit fields in the ADC Control Register can be written simultaneously:
  - Write to the ANAIN [3:0] field to select one of the 5 analog input sources.
  - Set CONT to 1 to select continuous conversion.
  - Write to the  $\overline{\text{VREF}}$  bit to enable or disable the internal voltage reference generator.
  - Set CEN to 1 to start the conversions.
- 3. When the first conversion in continuous operation is complete (after 5129 system clock cycles, plus the 40 cycles for power-up, if necessary), the ADC control logic performs the following operations:
  - CEN resets to 0 to indicate the first conversion is complete. CEN remains 0 for all subsequent conversions in continuous operation.
  - An interrupt request is sent to the Interrupt Controller to indicate the conversion is complete.
- 4. Thereafter, the ADC writes a new 10-bit data result to {ADCD\_H[7:0], ADCD\_L[7:6]} every 256 system clock cycles. An interrupt request is sent to the Interrupt Controller when each conversion is complete.
- 5. To disable continuous conversion, clear the CONT bit in the ADC Control Register to 0.

# **Flash Memory**

The products in Z8 Encore! XP<sup>®</sup> F0822 Series feature either 8 KB (8192) or 4 KB (4096) bytes of Flash memory with Read/Write/Erase capability. The Flash memory is programmed and erased in-circuit by either user code or through the OCD.

The Flash memory array is arranged in 512-byte per page. The 512-byte page is the minimum Flash block size that can be erased. The Flash memory is divided into eight sectors which is protected from programming and erase operations on a per sector basis.

Table 80 describes the Flash memory configuration for each device in the Z8F082x family. Table 81 lists the sector address ranges. Figure 33 on page 154 displays the Flash memory arrangement.

Part Number	Flash Size	Number of Pages	Flash Memory Addresses	Sector Size	Number of Sectors	Pages per Sector
Z8F08xx	8 KB (8192)	16	0000H - 1FFFH	1 KB (1024)	8	2
Z8F04xx	4 KB (4096)	8	0000H - 0FFFH	0.5 KB (512)	8	1

#### **Table 80. Flash Memory Configurations**

#### Table 81. Flash Memory Sector Addresses

	Flash Sector A	ddress Ranges
Sector Number	Z8F04xx	Z8F08xx
0	0000H-01FFH	0000H-03FFH
1	0200H-03FFH	0400H-07FFH
2	0400H-05FFH	0800H-0BFFH
3	0600H-07FFH	0C00H-0FFFH
4	0800H-09FFH	1000H-13FFH
5	0A00H-0BFFH	1400H-17FFH
6	0C00H-0DFFH	1800H-1BFFH
7	0E00H-0FFFH	1C00H-1FFFH

# **Flash Status Register**

The Flash Status Register (Table 84) indicates the current state of the Flash Controller. This register can be read at any time. The Read-only Flash Status Register shares its Register File address with the Write-only Flash Control Register.

# Table 84. Flash Status Register (FSTAT)

BITS	7	6	5	4	3	2	1	0	
FIELD	Rese	erved			FSTAT				
RESET		0							
R/W		R							
ADDR	FF8H								

#### Reserved

These bits are reserved and must be 0.

#### FSTAT—Flash Controller Status

- $00_{000} =$ Flash Controller locked.
- 00\_0001 = First unlock command received.
- $00_{010} =$  Second unlock command received.
- $00_{011} =$ Flash Controller unlocked.
- 00\_0100 = Flash Sector Protect Register selected.
- $00_1xxx =$  Program operation in progress.
- $01_0xxx = Page erase operation in progress.$
- 10\_0xxx = Mass erase operation in progress.

# Page Select Register

The Page Select (FPS) Register (Table 85) selects the Flash memory page to be erased or programmed. Each Flash Page contains 512 bytes of Flash memory. During a Page Erase operation, all Flash memory locations with the 7 most significant bits of the address given by the PAGE field are erased to FFH.

The Page Select Register shares its Register File address with the Flash Sector Protect Register. The Page Select Register cannot be accessed when the Flash Sector Protect Register is enabled.

BITS	7	6	5	4	3	2	1			
FIELD	INFO_EN	IFO_EN PAGE								
RESET		0								
R/W		R/W								
	FF9H									

## Table 85. Page Select Register (FPS)

190

Figure 43 displays the typical current consumption in HALT mode while operating at 25 °C versus the system clock frequency. All GPIO pins are configured as outputs and driven High.



Figure 43. Typical HALT Mode I<sub>DD</sub> Versus System Clock Frequency





Figure 46. Maximum STOP Mode  $\mathrm{I}_{\mathrm{DD}}$  with VBO Disabled versus Power Supply Voltage

Table 118. Arithmetic Instructions (Continued)

Mnemonic	Operands	Instruction
SBC	dst, src	Subtract with Carry
SBCX	dst, src	Subtract with Carry using Extended Addressing
SUB	dst, src	Subtract
SUBX	dst, src	Subtract using Extended Addressing

Table 119. Bit Manipulation Instructions

Mnemonic	Operands	Instruction
BCLR	bit, dst	Bit Clear
BIT	p, bit, dst	Bit Set or Clear
BSET	bit, dst	Bit Set
BSWAP	dst	Bit Swap
CCF	_	Complement Carry Flag
RCF	_	Reset Carry Flag
SCF	_	Set Carry Flag
ТСМ	dst, src	Test Complement Under Mask
ТСМХ	dst, src	Test Complement Under Mask using Extended Addressing
ТМ	dst, src	Test Under Mask
TMX	dst, src	Test Under Mask using Extended Addressing

Table 120. Block Transfer Instructions

Mnemonic	Operands	Instruction
LDCI	dst, src	Load Constant to/from Program Memory and Auto- Increment Addresses
LDEI	dst, src	Load External Data to/from Data Memory and Auto- Increment Addresses

	Lower Nibble (Hex)															
	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
0	1.2 BRK	2.2 SRP	2.3 ADD	2.4 ADD	3.3 ADD	3.4 ADD	3.3 ADD	3.4 ADD	4.3 ADDX	4.3 ADDX	2.3 DJNZ	2.2 JR	2.2 LD	3.2 JP	1.2 INC	1.2 NOP
1	2.2 RLC R1	2.3 RLC	2.3 ADC	2.4 ADC r1.lr2	3.3 ADC R2 R1	3.4 ADC	3.3 ADC R1 IM	3.4 ADC	4.3 ADCX	4.3 ADCX				cc,DA		See 2nd Opcode
2	2.2 INC	2.3 INC	2.3 SUB	2.4 SUB	3.3 SUB	3.4 SUB	3.3 SUB	3.4 SUB	4.3 SUBX	4.3 SUBX						Wiap
3	2.2 DEC	2.3 DEC	2.3 SBC	2.4 SBC	3.3 SBC	3.4 SBC	3.3 SBC	3.4 SBC	4.3 <b>SBCX</b>	4.3 SBCX						
4	R1 2.2 <b>DA</b>	IR1 2.3 <b>DA</b>	r1,r2 2.3 <b>OR</b>	r1,lr2 2.4 <b>OR</b>	82,R1 3.3 <b>OR</b>	3.4 <b>OR</b>	81,IM 3.3 <b>OR</b>	3.4 <b>OR</b>	4.3 <b>ORX</b>	4.3 <b>ORX</b>						
5	R1 2.2 <b>POP</b>	IR1 2.3 <b>POP</b>	r1,r2 2.3 <b>AND</b>	r1,lr2 2.4 <b>AND</b>	82,R1 3.3 <b>AND</b>	3.4 <b>AND</b>	81,IM 3.3 <b>AND</b>	IR1,IM 3.4 <b>AND</b>	4.3 <b>ANDX</b>	4.3 <b>ANDX</b>						1.2 WDT
6	R1 2.2 <b>COM</b>	IR1 2.3 <b>COM</b>	r1,r2 2.3 <b>TCM</b>	r1,Ir2 2.4 <b>TCM</b>	82,R1 3.3 <b>TCM</b>	IR2,R1 3.4 <b>TCM</b>	81,IM 3.3 <b>TCM</b>	IR1,IM 3.4 <b>TCM</b>	4.3 <b>TCMX</b>	4.3 <b>TCMX</b>						1.2 STOP
7	R1 2.2 <b>PUSH</b>	IR1 2.3 <b>PUSH</b>	r1,r2 2.3 <b>TM</b>	r1,Ir2 2.4 <b>TM</b>	R2,R1 3.3 <b>TM</b>	IR2,R1 3.4 <b>TM</b>	R1,IM 3.3 <b>TM</b>	IR1,IM 3.4 <b>TM</b>	ER2,ER1 4.3 <b>TMX</b>	IM,ER1 4.3 <b>TMX</b>						1.2 HALT
8	R2 2.5 <b>DECW</b>	1R2 2.6 <b>DECW</b>	r1,r2 2.5 <b>LDE</b>	r1,Ir2 2.9 <b>LDEI</b>	R2,R1 3.2 <b>LDX</b>	IR2,R1 3.3 <b>LDX</b>	R1,IM 3.4 <b>LDX</b>	IR1,IM 3.5 <b>LDX</b>	ER2,ER1 3.4 <b>LDX</b>	IM,ER1 3.4 <b>LDX</b>						1.2 <b>DI</b>
9	RR1 2.2 <b>RL</b>	IRR1 2.3 <b>RL</b>	r1,Irr2 2.5 <b>LDE</b>	lr1,Irr2 2.9 <b>LDEI</b>	r1,ER2 3.2 <b>LDX</b>	Ir1,ER2 3.3 LDX	IRR2,R1 3.4 <b>LDX</b>	IRR2,IR1 3.5 <b>LDX</b>	r1,rr2,X 3.3 <b>LEA</b>	rr1,r2,X 3.5 <b>LEA</b>						1.2 El
А	R1 2.5 INCW	IR1 2.6 INCW	r2,Irr1 2.3 <b>CP</b>	lr2,Irr1 2.4 <b>CP</b>	r2,ER1 3.3 <b>CP</b>	Ir2,ER1 3.4 <b>CP</b>	R2,IRR1 3.3 <b>CP</b>	IR2,IRR1 3.4 <b>CP</b>	r1,r2,X 4.3 <b>CPX</b>	rr1,rr2,X 4.3 <b>CPX</b>						1.4 RET
Б	2.2	IRR1 2.3	r1,r2 2.3	r1,lr2 2.4	R2,R1 3.3	IR2,R1 3.4	R1,IM 3.3	IR1,IM 3.4	4.3	IM,ER1 4.3						1.5 IPET
D	R1 2.2	IR1 2.3	r1,r2	r1,lr2	R2,R1	IR2,R1	R1,IM	IR1,IM 3.4	ER2,ER1 3.2	IM,ER1						1.2
С	RRC R1 2.2	RRC IR1 2.3	LDC r1,lrr2 2.5	LDCI lr1,lrr2 2.9	JP IRR1 2.6	LDC lr1,lrr2 2.2	3.3	LD r1,r2,X 3.4	PUSHX ER2 3.2							1.2
D	<b>SRA</b> R1	SRA IR1	LDC r2,Irr1	LDCI lr2,lrr1	CALL IRR1	BSWAP R1 3.3	DA	LD r2,r1,X	POPX ER1	42						<b>SCF</b>
E	<b>RR</b> R1	RR IR1	BIT p,b,r1	LD r1,lr2	LD R2,R1	LD IR2,R1	LD R1,IM	LD IR1,IM	LDX ER2,ER1	LDX IM,ER1						CCF
F	SWAP	SWAP		LD	MULT	5.3 LD R2 IR1	BTJ	BTJ				¥		🖌		

Figure 58. First Opcode Map

Upper Nibble (Hex)



Figure 59. Second Opcode Map after 1FH

# Index

# **Symbols**

# 212 % 212 @ 212

# Numerics

10-bit ADC 4 40-lead plastic dual-inline package 234

# A

absolute maximum ratings 185 AC characteristics 194 ADC 214 architecture 147 automatic power-down 148 block diagram 147 continuous conversion 148 control register 150 control register definitions 150 data high byte register 151 data low bits register 151 electrical characteristics and timing 199 operation 148 single-shot conversion 148 ADCCTL register 150 ADCDH register 151 ADCDL register 151 ADCX 214 ADD 214 additional symbols 212 address space 13 **ADDX 214** analog signals 10 analog-to-digital converter (ADC) 147 AND 217 **ANDX 217** arithmetic instructions 214 assembly language programming 209

assembly language syntax 210

# B

B 212 b 211 baud rate generator, UART 99 **BCLR 215** binary number suffix 212 **BIT 215** bit 211 clear 215 manipulation instructions 215 set 215 set or clear 215 swap 215, 218 test and jump 217 test and jump if non-zero 217 test and jump if zero 217 block diagram 3 block transfer instructions 215 **BRK 217 BSET 215** BSWAP 215, 218 **BTJ 217** BTJNZ 217 **BTJZ 217** 

# С

CALL procedure 217 capture mode 81 capture/compare mode 82 cc 211 CCF 216 characteristics, electrical 185 clear 216 clock phase (SPI) 116 CLR 216 COM 217

rotate left through carry 218 rotate right 218 rotate right through carry 218 RP 212 RR 211, 218 rr 211 RRC 218

# S

**SBC 215** SCF 215, 216 **SCK 115** SDA and SCL (IrDA) signals 128 second opcode map after 1FH 232 serial clock 115 serial peripheral interface (SPI) 113 set carry flag 215, 216 set register pointer 216 shift right arithmetic 218 shift right logical 218 signal descriptions 9 single-shot conversion (ADC) 148 SIO 5 slave data transfer formats (I2C) 134 slave select 116 software trap 217 source operand 212 SP 212 SPI architecture 113 baud rate generator 120 baud rate high and low byte register 125 clock phase 116 configured as slave 114 control register 122 control register definitions 121 data register 121 error detection 119 interrupts 119 mode fault error 119 mode register 124 multi-master operation 118 operation 114

overrun error 119 signals 115 single master, multiple slave system 114 single master, single slave system 113 status register 123 timing, PHASE = 0.117timing, PHASE=1 118 SPI controller signals 10 SPI mode (SPIMODE) 124 SPIBRH register 125 SPIBRL register 126 SPICTL register 122 SPIDATA register 121 SPIMODE register 124 SPISTAT register 123 **SRA 218** src 212 SRL 218 **SRP 216** SS, SPI signal 115 stack pointer 212 status register, I2C 140 **STOP 216** stop mode 45, 216 stop mode recovery sources 43 using a GPIO port pin transition 44 using watch-dog timer time-out 44 **SUB 215** subtract 215 subtract - extended addressing 215 subtract with carry 215 subtract with carry - extended addressing 215 **SUBX 215 SWAP 218** swap nibbles 218 symbols, additional 212 system and core resets 40

# Т

TCM 215 TCMX 215 test complement under mask 215