E·XFL

Zilog - Z8F0421HH020SC00TR Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, IrDA, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	11
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 2x10b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f0421hh020sc00tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Revision History

Each instance in Revision History refleatshange to this doment from its previous revision. For more details, free to the corresponding pages and appropriate links in the table below.

Date	Revision Level	Description	Page Number
May 2008	17	Removed Flash Microcontrollers from the title throughout the document.	All
February 2008	16	Updated the flag status for BCLR, BIT, and BSET in Table 126.	219
December 2007	15	Updated Zilog logo, Zilog text, Disclaimer section, and implemented style guide. Updated Z8 Encore! 8K Series to Z8 Encore! XP F0822 Series Flash Microcontrollers throughout the document.	All
June 2007 and August 2007	13 and 14	No Changes.	All
December 2006	12	Updated Ordering Information and minor edits done.	All







Interrupt Request 0 IRQ0 (FC0H - Read/Write) D7/D6/D5/D4/D3/D2/D1/D0



For all of the above peripherals: 0 = Peripheral IRQ is not pending 1 = Peripheral IRQ is awaiting service

IRQ0 Enable High Bit IRQ0ENH (FC1H - Read/Write) D7D6D5D4D3D2D1D0





Figure 8. GPIO Port Pin Block Diagram

Port	Pin	Mnemonic	Alternate Function Description
Port A	t A PAO TOIN		Timer 0 Input
	PA1	TOOUT	Timer 0 Output
	PA2	DE	UART 0 Driver Enable
	PA3	CTS0	UART 0 Clear to Send
	PA4	RXD0 / IRRX0	UART 0 / IrDA 0 Receive Data
	PA5	TXD0 / IRTX0	UART 0 / IrDA 0 Transmit Data
	PA6	SCL	I ² C Clock (automatically open-drain)
	PA7	SDA	I ² C Data (automatically open-drain)
Port B	PB0	ANA0	ADC Analog Input 0
	PB1	ANA1	ADC Analog Input 1
	PB2	ANA2	ADC Analog Input 2
	PB3	ANA3	ADC Analog Input 3
	PB4	ANA4	ADC Analog Input 4

The UART is now configured for interruptiden data transmission. Because the UART Transmit Data Register is empty, an interruptic generated immediately. When the UART Transmit Interrupt is detected, thesesiated ISR performs the following:

- 1. Write the UART Control 1 Register to select the outgoing address bit:
 - Set the Multiprocessor Bit Transmitter(BT) if sending an address byte, clear it if sending a data byte.
- 2. Write the data byte to the UARTainsmit Data Register. The transmitter automatically transfers data to the Transatift Register and then transmits the data.
- 3. Clear the UART Transmit Interrupt bit inethapplicable Interrupt Request Register.
- 4. Execute the RET instruction to return from the ISR and waits for the Transmit Data Register to again become empty.

Receiving Data using the Polled Method

Follow the steps below to configuthe UART for polled data reception:

- 1. Write to the UART Baud Rate High abdw Byte Registers to set the required baud rate.
- 2. Enable the UART pin functions by configing the associated GPIO Port pins for alternate function operation.
- 3. Write to the UART Control 1 Register to able Multiprocessor mode functions, if desired.
- 4. Write to the UART Control 0 Register to:
 - Set the receive enable bit E(N) to enable the UART or data reception
 - Enable parity, if required, and if MUTIPROCESSOR mode is ot enabled, and select either even or odd parity.
- 5. Check the DA bit in the UART Status 0 Register determine if the Receive Data Register contains a valid data byte (indicated by 1)DH is set to 1 to indicate available data, continue to e 6 If the Receive Data Register is empty (indicated by a 0), continue to monit the RDA bit awaiting reception of the valid data.
- Read data from the UART Receive DRtegister. If operating in Multiprocessor (9-bit) mode, further actions may be requirdepending on the ultiprocessor Mode bits MPMD[1:0].
- 7. Return tostep 5to receive additional data.

I²C Controller sets the CKI bit and clears the ACK bit in the C Status register. Software responds to the Acknowledge interrupt by setting the STOP and FLUSH bits and clearing the TXlib The I2C Controller sends the STOP condition on the bus and clears the STOP and NCKI bits. The **secution** is complete (ignore the following steps).

- 17. The fC Controller shifts the data out by th**Đ** signal. After the first bit is sent, the Transmit Interrupt is asserted.
- 18. If more bytes remaited be sent, return tostep 14
- 19. If the last byte is currently eing sent, software sets the OP bit of the fC Control Register (or START bit to initiate a new tranction). In the STOP case, software also clears the TXI bit of the fC Control Register at the same time.
- 20. The fC Controller completes transmissiont bé last data byte on the SDA signal.
- 21. The slave can either Acknowledge or **No**knowledge the last byte. Because either the STOP or START bit is already state NCKI interrupt does not occur.
- 22. The fC Controller sends the STOP (or RESTART) condition to to the stop (or START) bit.

Read Transaction with a 7-Bit Address

Figure 30displays the data transfer format foread operation to a 7-bit addressed slave. The shaded regions indicate transferred from the C Controller to slaves and unshaded regions indicate datants ferred from the slaves to the C Controller.

S	Slave Address	R = 1	Α	Data	Α	Data	Ā	P/S

Figure 30. Receive Data Transfer Format for a 7-Bit Addressed Slave

Follow the steps below for a readexpation to a 7-bit addressed slave:

- 1. Software writes the \mathbb{C} Data Register with a 7-bit Slave address plus the read bit (=1).
- 2. Software asserts the START bit of the Control Register.
- 3. If this is a single byte transfer, Software asserts the bit of the ²C Control Register so that after the first byte **d** at a has been read by the Controller, a Not Acknowledge is sent to the C Slave.
- 4. The ²C Controller sends the START condition.
- 5. The fC Controller shifts the address daread bit out the SDA signal.
- If the PC Slave acknowledges the address by muthe SDA signal Low during the next high period of SCL, the C Controller sets the ACK bit in the Status register. Continue withstep 7.

RD—Read

This bit indicates the direction of transfert bé data. It is active High during a read. The status of this bit is determined by least-significant bit of the C Shift register after the START bit is set.

TAS—Transmit Address State

This bit is active High wille the address is being shifted out of the Shift Register.

DSS—Data Shift State

This bit is active Highwhile data is being **situed** to or from the ²C Shift Register.

NCKI—NACK Interrupt

This bit is set high when Not Acknowledge condition is reised or sent and neither the START nor the STOP bit is active. When set, this bit gerates an interrupt that can only be cleared by setting the TART or STOP bit, allowing you to specify whether you want to perform a stop or a repeated TART.

I²C Control Register

The ^{2}C Control Register T(able 72) enables the ^{2}C operation.

BITS	7	6	5	4	3	2	1	0
FIELD	IEN	START	STOP	BIRQ	TXI	NAK	FLUSH	FILTEN
RESET	0							
R/W	R/W	R/W1	R/W1	R/W	R/W	R/W1	W1	R/W
ADDR	F52H							

Table 72. I²C Control Register (I2CCTL)

IEN—I²C Enable

1 = The fC transmitter and receiver are enabled.

 $0 = \text{The } \hat{f}C$ transmitter and receiver are disabled.

START—Send Start Condition

This bit sends the Start condition. @Prasserted, it is cleared by the Controller after it sends the START condition or if then bit is deasserted. If this bit is 1, it cannot be cleared to 0 by writing to the register. Afters bit is set, the Start condition is sent if there is data in the C Data or the Start condition. If there is no data in one of these registers, the the C Controller waits until the data registerwritten. If this bit is set while the the the acknowledge proceeding to the the START condition after the byte shifts and the acknowledge proceeding the START condition.

STOP—Send Stop Condition

This bit causes the C Controller to issue a STOP rodition after the byte in the C Shift register has completed transmission or after the synchronic product of the transmission of a synchronic product of the transmission of transmission of the transmission of tr

Table 75. I²C Diagnostic State Register (I2CDST)

BITS	7	6	5	4	3	2	1	0	
FIELD	SCLIN	SDAIN	STPCNT	TXRXSTATE					
RESET	X				0				
R/W		R							
ADDR	F55H								

SCLIN—Value of Serial Clock input signal SDAIN—Value of the Serial Data input signal STPCNT—Value of the internal Stop Count control signal TXRXSTATE —Value of the internal²C state machine

TXRXSTATE	State Description
0_000	Idle State
0_0001	START State
0_0010	Send/Receive data bit 7
0_0011	Send/Receive data bit 6
0_0100	Send/Receive data bit 5
0_0101	Send/Receive data bit 4
0_0110	Send/Receive data bit 3
0_0111	Send/Receive data bit 2
0_1000	Send/Receive data bit 1
0_1001	Send/Receive data bit 0
0_1010	Data Acknowledge State
0_1011	Second half of data Acknowledge State used only for not acknowledge
0_1100	First part of STOP state
0_1101	Second part of STOP state
0_1110	10-bit addressing: Acknowledge State for 2nd address byte 7-bit addressing: Address Acknowledge State
0_1111	10-bit address: Bit 0 (Least significant bit) of 2nd address byte 7-bit address: Bit 0 (Least significant bit) (R/W) of address byte
1_0000	10-bit addressing: Bit 7 (Most significant bit) of 1st address byte
1_0001	10-bit addressing: Bit 6 of 1st address byte
1_0010	10-bit addressing: Bit 5 of 1st address byte
1_0011	10-bit addressing: Bit 4 of 1st address byte
1_0100	10-bit addressing: Bit 3 of 1st address byte
1_0101	10-bit addressing: Bit 2 of 1st address byte
1_0110	10-bit addressing: Bit 1 of 1st address byte

- 5. Re-write the page written instep 2to the Page Select Register.
- 6. Write Flash Memory using LDC or LDCI instructions to program the Flash.
- 7. Repeatitep 6to program additional memolycations on the same page.
- 8. Write 00H to the Flash Control Register to lock the Flash Controller.

Page Erase

Flash memory can be erasende page (512 bytes) at a time. Page Erasing the Flash memory sets all bytes **th** at page to the valuerH. The Page Select Register identifies the page to be erased. While the Flash **Codet** executes the Page Erase operation, the eZ8 CPU idles but the systemock and on-chip peripherals continue to operate. The eZ8 CPU resumes operation after the Page Erase ation completes. Interrupts that occur when the Page Erase operation is in progresserviced once the Page Erase operation is complete. When the Page Erase operation is progresserviced once the Page Erase operation is locked state. Only pages located in unprotected sectors can be erased.

Follow the steps below to perform a Page Erase operation:

- 1. Write OOH to the Flash Control Register to reset the Flash Controller.
- 2. Write the page to be erasted the Page Select Register.
- 3. Write the first unlock commands to the Flash Control Register.
- 4. Write the second unlock command to the Flash Control Register.
- 5. Re-write the page written instep 2to the Page Select Register.
- 6. Write the Page Erase commander to the Flash Control Register.

Mass Erase

The Flash memory cannot be Mass Erased by user code.

Flash Controller Bypass

The Flash Controller can be bypassed taked control signals for the Flash memory brought out to the GPIO pins. Bypassing Thesh Controller allow faster Programming algorithms by controlling the Flash programming signals directly.

Flash Controller Bypass is recommended for gang programming applications and large volume customers who do not require **ireu**it programming of the Flash memory.

For more information on bypassiting Flash Controller, refer the *Chird-Party Flash Programming Support for Z8 Encore! XP*, available for download artww.zilog.com

INFO_EN—Information Area Enable

- 0 = Information Area is not selected.
- 1 = Information Area is selected. The formation area is mapped into the Flash Memory address space at addresses through FFFFH.

PAGE—Page Select

This 7-bit field selects the Flash memorage for Programming and Page Erase operations. Flash Memory Address[15:9] = PAGE[6:0].

Flash Sector Protect Register

The Flash Sector Protect Registed le 86 protects Flash memory sectors from being programmed or erased from user code. The Flash FS Sector Protect Register shares its Register File address with the Page Selection Sector Protect Register can be accessed only after writing of Flash Control Register with EH. User code can only write bits in this register to 1 (bits annot be cleared to 0 by user code).

BITS	7	6	5	4	3	2	1	0
FIELD	SECT7	SECT6	SECT5	SECT4	SECT3	SECT2	SECT1	SECT0
RESET		0						
R/W		R/W1						
ADDR	FF9H							
R/W1 = Register is accessible for Read operations. Register can be written to 1 only (using user code).								

Table 86. Flash Sector Protect Register (FPROT)

SECT*n*—Sector Protect

0 = Sector n can be programmed or erased from user code.

1 = Sector n is protected and cannot be programmed or erased from user code. User code can only write bits from 0 to 1.

Flash Frequency High and Low Byte Registers

The Flash Frequency High and Low Byte Regist **Eas** (e 87 and Table 88) combine to form a 16-bit value, FFREQ, to control **ting** for Flash program and erase operations. The 16-bit Flash Frequency registers must vibite en with the system clock frequency in kHz for Program and Erase operations. The Flase quency value is calculated using the following equation:

 $FFREQ[15:0] = \{FFREQH[7:0], FFREQL[7:0]\} = \frac{System Clock Frequency}{1000}$

Caution: Flash programming and erasure is not supported for system clock frequencies below 20 kHz, above 20 MHz, or outside of the valid operating

```
DBG \leftarrow Size[7:0]
DBG \rightarrow 1-65536 data bytes
```

• Read Program Memory CRC (0EH)—The Read Program Memory CRC command computes and returns the CRC (cyclic redbancy check) of Program Memory using the 16-bit CRC-CCITT polynomial. If the view is not in DEBUG mode, this command returnsFFFH for the CRC value. Unlike most other OCD Read commands, there is a delay from issubifighe command until OCD returns the data. The OCD reads the Program Memoral cultures the CRC value, and returns the result. The delay is a function of the Program lemory size and is approximately equal to the system clock period multiplied by thumber of bytes in the Program Memory.

```
DBG \leftarrow 0EH
DBG \rightarrow CRC[15:8]
DBG \rightarrow CRC[7:0]
```

• Step Instruction (10H)—The Step Instruction command steps one assembly instruction at the current Program Counderation. If the device is not in DEBUG mode or the Read Protect Option Biteissabled, the OCD ignores this command.

DBG \leftarrow 10H

 Stuff Instruction (11H)—The Stuff Instruction command steps one assembly instruction and allows specification of thestibyte of the instruction. The remaining 0-4 bytes of the instruction are read fromogram Memory. This command is useful for stepping over instructions where firet byte of the istruction has been overwritten by a Breakpoint. If the devicenist in DEBUG mode or the Read Protect Option Bit is enabled, the OCD ignores this command.

DBG \leftarrow 11H DBG \leftarrow opcode[7:0]

 Execute Instruction (12H)—The Execute Instruction comand allows sending an entire instruction to be executed to the 22PU. This command can also step over Breakpoints. The number of bytes to send for the instruction depends on the opcode. If the device is not in DEBUG mode or the addeprotect Option Bit is enabled, the OCD ignores this command

```
DBG \leftarrow 12H
DBG \leftarrow 1-5 byte opcode
```

On-Chip Debugger Control Register Definitions

OCD Control Register

The OCD Control Register controls the stateher OCD. This register enters or exits DEBUG mode and enables the BRK instructible can also reset the Z8 Encore! PR822 Series device.

General Purpose I/O Port Output Timing

Figure 49andTable 106provide timing information for GPIO Port pins.



hla	106	Dout	A	Timina	

lable	106.	GPIO	Port	Output	IIming	

		Delay (ns)			
Param	eter Abbreviation	Minimum	Maximum		
GPIO I	Port pins				
T ₁	XIN Rise to Port Output Valid Delay	-	15		
T ₂	XIN Rise to Port Output Hold Time	2	-		

Z8 Encore! XP[®] F0822 Series Product Specification

eZ8 CPU Instruction Set

Assembly Language Programming Introduction

The eZ8 CPU assembly language provides **ans** for writing an application program without having to be concerned with adtmæmory addresses or machine instruction formats. A program written in assembly langeais called a source program. Assembly language allows the use of symbolic addrets interneting memory locations. It also allows mnemonic codes (opcodes and operands)ptcesent the instructing themselves. The opcodes identify the intruction while the operands representement locations, registers, or immediate data values.

Each assembly language program consists softries of symbolic commands called statements. Each statement can contable statements, open ds and comments.

Labels can be assigned to a particular incition step in a source program. The label identifies that step in the program as eastry point for use by other instructions.

The assembly language also includes assemble directives that supplement the machine instruction. The assembler directives, **sep**do-ops, are not traated into a machine instruction. Rather, the pseudo-ops are interest as directives that control or assist the assembly process.

The source program is processed (assemblet) assembler to obtain a machine language program called the ottjeode. The object codeexecuted by the eZ8 CPU. An example segment of an assembly languaggram is detailed ithe following example.

Assembly Language Source Program Example

JP START	; Everything after the semicolon is a comment.
START:	; A label called "START". The first instruction (START) in this ; example causes program execution to the point within the ; program where the TART label occurs.
LD R4, R7	; A Load (LD) instruction with two operands. The first operand, ; Working Register R4, is the st enation. The second operand, ; Working Register R7, is the usic e. The contents of R7 is ; written into R4.
LD 234H, 01H	; Another Load (LD) instruction with two operands. ; The first operand, Extended Mode Register Addzess; ; is the destination. The send operand, Immediate Data
	; valueo1H, is the source. The valueH is written into the ; Register at address 4H.

eZ8 CPU Instruction Classes

eZ8 CPU instructions are divided fution ally into the following groups:

- Arithmetic
- Bit Manipulation
- Block Transfer
- CPU Control
- Load
- Logical
- Program Control
- Rotate and Shift

Tables 118throughTable 125on page 218 contain the insttions belonging to each group and the number of operands required facth instruction. Some structions appear in more than one table as these instruction becaconsidered as a subset of more than one category. Within these tables, the source appear is identified as 'src', the destination operand is 'dst' and a condition code is 'cc'.

Mnemonic	Operands	Instruction							
ADC	dst, src	Add with Carry							
ADCX	dst, src	Add with Carry using Extended Addressing							
ADD	dst, src	Add							
ADDX	dst, src	Add using Extended Addressing							
СР	dst, src	Compare							
CPC	dst, src	Compare with Carry							
CPCX	dst, src	Compare with Carry using Extended Addressing							
СРХ	dst, src	Compare using Extended Addressing							
DA	dst	Decimal Adjust							
DEC	dst	Decrement							
DECW	dst	Decrement Word							
INC	dst	Increment							
INCW	dst	Increment Word							
MULT	dst	Multiply							

Table 118. Arithmetic Instructions

Opcode Maps

A description of the opcode map data and the abbreviations are provide 57 and Table 127 on page 230 Figure 58 on page 231 and gigure 59 on page 232 provide information on each of the eZ8 CPU instructions.



Figure 57. Opcode Map Cell Description

Z8 Encore! XP[®] F0822 Series Product Specification

	Lower Nibble (Hex)															
	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
0	1.2 BRK	2.2 SRP	2.3 ADD	2.4 ADD	3.3 ADD R2 R1	3.4 ADD	3.3 ADD R1 IM	3.4 ADD	4.3 ADDX FR2 FR1	4.3 ADDX	2.3 DJNZ	2.2 JR	2.2 LD r1 IM	3.2 JP	1.2 INC r1	1.2 NOP
1	2.2 RLC R1	2.3 RLC	2.3 ADC r1.r2	2.4 ADC r1 lr2	3.3 ADC R2 R1	3.4 ADC	3.3 ADC R1 IM	3.4 ADC	4.3 ADCX FR2 FR1	4.3 ADCX		00,7		00,07		See 2n Opcode Man
2	2.2 INC R1	2.3 INC	2.3 SUB	2.4 SUB	3.3 SUB R2 R1	3.4 SUB	3.3 SUB R1 IM	3.4 SUB	4.3 SUBX	4.3 SUBX						map
3	2.2 DEC R1	2.3 DEC	2.3 SBC r1 r2	2.4 SBC r1.1r2	3.3 SBC R2 R1	3.4 SBC	3.3 SBC R1 IM	3.4 SBC	4.3 SBCX	4.3 SBCX						
4	2.2 DA	2.3 DA	2.3 OR r1 r2	2.4 OR r1 lr2	3.3 OR R2 R1	3.4 OR	3.3 OR R1 IM	3.4 OR	4.3 ORX ER2 ER1	4.3 ORX						
5	2.2 POP	2.3 POP	2.3 AND	2.4 AND	3.3 AND	3.4 AND	3.3 AND	3.4 AND	4.3 ANDX	4.3 ANDX						1.2 WDT
6	2.2 COM	2.3 COM	2.3 TCM	2.4 TCM	3.3 TCM	3.4 TCM	3.3 TCM	3.4 TCM	4.3 TCMX	4.3 TCMX						stor
7	PUSH	2.3 PUSH	2.3 TM	2.4 TM	3.3 TM	3.4 TM	3.3 TM	3.4 TM	4.3 TMX	4.3 TMX						1.2 HAL1
8	2.5 DECW	2.6 DECW	2.5 LDE	2.9 LDEI	3.2 LDX	3.3 LDX	3.4 LDX	3.5 LDX	3.4 LDX	3.4 LDX						1.2 DI
9	2.2 RL	2.3 RL	2.5 LDE	2.9 LDEI	3.2 LDX	3.3 LDX	3.4 LDX	3.5 LDX	3.3 LEA	3.5 LEA						1.2 El
A	2.5 INCW	2.6 INCW	2.3 CP	2.4 CP	3.3 CP	3.4 CP	3.3 CP	3.4 CP	4.3 CPX	4.3 CPX						1.4 RET
в	2.2 CLR	2.3 CLR	r1,r2 2.3 XOR	2.4 XOR	3.3 XOR	3.4 XOR	3.3 XOR	3.4 XOR	4.3 XORX	4.3 XORX						1.5 IRET
с	2.2 RRC	2.3 RRC	r1,r2 2.5 LDC	2.9 LDCI	2.3 JP	2.9 LDC	R1,IM	3.4 LD	3.2 PUSHX	IM,ER1						1.2 RCF
D	2.2 SRA	2.3 SRA	2.5 LDC	2.9 LDCI	2.6 CALL	2.2 BSWAP	3.3 CALL	3.4 LD	3.2 POPX							1.2 SCF
Е	2.2 RR	2.3 RR	2.2 BIT	2.3 LD	3.2 LD	81 3.3 LD	3.2 LD	r2,r1,X 3.3 LD	4.2 LDX	4.2 LDX						1.2 CCF
F	2.2 SWAP R1	2.3 SWAP	p,b,r1 2.6 TRAP	r1,lr2 2.3 LD lr1 r2	2.8 MULT RR1	3.3 LD R2 IR1	81,IM 3.3 BTJ	3.4 BTJ	ER2,ER1	IM,ER1	↓	↓ ↓				

Figure 58. First Opcode Map

Upper Nibble (Hex)

231

Z8 Encore! XP[®] F0822 Series Product Specification

compare82 compare - extended address2nd4 compare mode2 compare with carr²14 compare with carry - extended addressing complement217 complement carry flag15, 216 condition code211 continuous conversion (ADCI)48 continuous mode1 control register definition, UART00 control register, I2Cl41 counter modes1 CP214 **CPC214** CPCX214 CPU and peripheral overvies CPU control instruction 216 **CPX 214** Customer Feedback For261 customer feedback for 240 Customer Informatio₂₅₁

D

DA 211. 214 data register, 12039 DC characteristics87 debugger, on-chip71 **DEC214** decimal adjus£14 decremen₂₁₄ and jump non-zer@17 word 214 **DECW 214** destination operan@12 device, port availabilit₄₇ DI 216 direct addres 211 disable interrupt **2**16 **DJNZ217** DMA controller 5 dst212

Е

EI 216 electrical characteristics85 ADC 199 flash memory and timin@96 GPIO input data sample timin200 watch-dog timer 97 enable interrup 216 ER 211 extended addressing register1 external pin reset3 external RC oscillatof 96 eZ8 features3 eZ8 CPU feature3 eZ8 CPU instruction class eZ8 CPU instruction notation 210 eZ8 CPU instruction se209 eZ8 CPU instruction summa@18

F

FCTL register159 features, Z8 Encorel! first opcode mag231 FLAGS 212 flags registe 212 flash controller4 option bit address spade3 option bit configuration - reset63 program memory address 000165 flash memory arrangement 54 byte programmind 57 code protection 56 control register definition \$59 controller bypass 58 electrical characteristics and timing6 flash control registef 59 flash status register60 frequency high and low byte registers1 mass eras \$58 operation155