E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	19
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f0812sj020ec00tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

UARTO Status 0 U0STAT0 (F41H - Read Only) **UART0** Control 0 D7 D6 D5 D4 D3 D2 D1 D0 U0CTL0 (F42H - Read/Write) D7 D6 D5 D4 D3 D2 D1 D0 -CTS signal Returns the level of the CTS -Loop Back Enable 0 = Normal operation 1 = Transmit data is looped signal Transmitter Empty 0 = Data is currently back to the receiver transmitting 1 = Transmission is STOP Bit Select 0 = Transmitter sends 1 complete STOP bit -Transmitter Data Register 0 = Transmit Data Register is 1 = Transmitter sends 2STOP bits full 1 = Transmit Data register is Send Break 0 = No break is sent empty 1 = Output of the transmitter Break Detect 0 = No break occurred is zero Parity Select 0 = Even parity 1 = A break occurred 1 = Odd parity Framing Error 0 = No framing error Parity Enable 0 = Parity is disabled occurred 1 = A framing occurred 1 = Parity is enabled Overrun Error CTS Enable 0 = No overrrun error0 = CTS signal has no effect occurred on the 1 = An overrun error transmitter occurred 1 = UART recognizes \overline{CTS} signal as a Parity Error transmit enable control 0 = No parity error occurred 1 = A parity error occurred signal Receive Data Available Receive Enable 0 = Receive Data Register is 0 = Receiver disabled 1 = Receiver enabled empty 1 = A byte is available in the Transmit Enable 0 = Transmitter disabled Receive Data Register 1 = Transmitter enabled



Stop Mode Recovery Using WDT Time-Out

If the WDT times out during STOP mode, the device undergoes a Stop Mode Recovery sequence. In the WDT Control Register, the WDT and STOP bits are set to 1. If the WDT is configured to generate an interrupt upon time-out and the Z8 Encore! XP[®] F0822 Series device is configured to respond to interrupts, the eZ8 CPU services the WDT interrupt request following the normal Stop Mode Recovery sequence.

Stop Mode Recovery Using a GPIO Port Pin Transition

Each of the GPIO Port pins can be configured as a Stop Mode Recovery input source. On any GPIO pin enabled as a STOP Mode Recover source, a change in the input pin value (from High to Low or from Low to High) initiates Stop Mode Recovery. The GPIO Stop Mode Recovery signals are filtered to reject pulses less than 10 ns (typical) in duration. In the WDT Control Register, the STOP bit is set to 1.

Caution:

In STOP mode, the GPIO Port Input Data Registers (PxIN) are disabled. The Port Input Data Registers record the Port transition only if the signal stays on the Port pin through the end of the Stop Mode Recovery delay. Therefore, short pulses on the Port pin initiates Stop Mode Recovery without being written to the Port Input Data Register or without initiating an interrupt (if enabled for that pin).

Low-Power Modes

Z8 Encore! XP[®] F0822 Series products contain power-saving features. The highest level of power reduction is provided by STOP mode. The next level of power reduction is provided by the HALT mode.

STOP Mode

Execution of the eZ8 CPU's STOP instruction places the device into STOP mode. In STOP mode, the operating characteristics are:

- Primary crystal oscillator is stopped; the XIN pin is driven High and the XOUT pin is driven Low.
- System clock is stopped.
- eZ8 CPU is stopped.
- Program counter (PC) stops incrementing.
- If enabled for operation in STOP Mode, the WDT and its internal RC oscillator continue to operate.
- If enabled for operation in STOP mode through the associated Option Bit, the VBO protection circuit continues to operate.
- All other on-chip peripherals are idle.

To minimize current in STOP mode, WDT must be disabled and all GPIO pins configured as digital inputs must be driven to one of the supply rails (V_{CC} or GND). The device can be brought out of STOP mode using Stop Mode Recovery. For more information on Stop Mode Recovery, see Reset and Stop Mode Recovery on page 39.

Caution: *STOP Mode must not be used when driving the Z8F082x family devices with an external clock driver source.*

HALT Mode

Execution of the eZ8 CPU's HALT instruction places the device into HALT mode. In HALT mode, the operating characteristics are:

- Primary crystal oscillator is enabled and continues to operate.
- System clock is enabled and continues to operate.
- eZ8 CPU is stopped.
- Program counter stops incrementing.

U0RXI—UART 0 Receiver Interrupt Request

0 = No interrupt request is pending for the UART 0 receiver.

1 = An interrupt request from the UART 0 receiver is awaiting service.

U0TXI—UART 0 Transmitter Interrupt Request

0 = No interrupt request is pending for the UART 0 transmitter.

1 = An interrupt request from the UART 0 transmitter is awaiting service.

I2CI—I²C Interrupt Request

0 = No interrupt request is pending for the I²C.

1 = An interrupt request from the I²C is awaiting service.

SPII—SPI Interrupt Request

0 = No interrupt request is pending for the SPI.

1 = An interrupt request from the SPI is awaiting service.

ADCI—ADC Interrupt Request

0 = No interrupt request is pending for the ADC.

1 = An interrupt request from the ADC is awaiting service.

Interrupt Request 1 Register

The Interrupt Request 1 (IRQ1) Register (Table 26) stores interrupt requests for both vectored and polled interrupts. When a request is presented to the interrupt controller, the corresponding bit in the IRQ1 register becomes 1. If interrupts are globally enabled (vectored interrupts), the interrupt controller passes an interrupt request to the eZ8 CPU. If interrupts are globally disabled (polled interrupts), the eZ8 CPU reads the IRQ1 Register to determine if any interrupt requests are pending.

BITS	7	6	5	4	3	2	1	0					
FIELD	PA7I	PA6I	PA5I	PA4I	PA3I	PA2I	PA1I	PA0I					
RESET		0											
R/W				R/	W								
ADDR	FC3H												

Table 26. Interrupt Request 1 Register (IRQ1)

PAxI—Port A Pin x Interrupt Request

0 = No interrupt request is pending for GPIO Port A pin *x*.

1 = An interrupt request from GPIO Port A pin x is awaiting service.

Where *x* indicates the specific GPIO Port pin number (0 through 7).

Timers

Z8 Encore! XP[®] F0822 Series products contain up to two 16-bit reloadable timers that can be used for timing, event counting, or generation of pulse-width modulated signals. The timer features include:

- 16-bit reload counter.
- Programmable prescaler with prescale values from 1 to 128.
- PWM output generation.
- Capture and compare capability.
- External input pin for timer input, clock gating, or capture signal. External input pin signal frequency is limited to a maximum of one-fourth the system clock frequency.
- Timer output pin.
- Timer interrupt.

In addition to the timers described in this chapter, the Baud Rate Generators for any unused UART, SPI, or I^2C peripherals can also be used to provide basic timing functionality. See the respective serial communication peripheral chapters for information on using the Baud Rate Generators as timers.

Architecture

Figure 10 displays the architecture of the timers.

Operation

The timers are 16-bit up-counters. Minimum time-out delay is set by loading the value 0001H into the Timer Reload High and Low Byte registers and setting the prescale value to 1. Maximum time-out delay is set by loading the value 0000H into the Timer Reload High and Low Byte registers and setting the prescale value to 128. If the Timer reaches FFFFH, the timer rolls over to 0000H and continues counting.

0, then reading the UART Receive Data Register clears this bit.

0 = No overrun error occurred.

1 = An overrun error occurred.

FE—Framing Error

This bit indicates that a framing error (no STOP bit following data reception) was detected. Reading the UART Receive Data Register clears this bit.

0 = No framing error occurred.

1 = A framing error occurred.

BRKD—Break Detect

This bit indicates that a break occurred. If the data bits, parity/multiprocessor bit, and STOP bit(s) are all zeros then this bit is set to 1. Reading the UART Receive Data Register clears this bit.

0 = No break occurred.

1 = A break occurred.

TDRE—Transmitter Data Register Empty

This bit indicates that the UART Transmit Data Register is empty and ready for additional data. Writing to the UART Transmit Data Register resets this bit.

0 = Do not write to the UART Transmit Data Register.

1 = The UART Transmit Data Register is ready to receive an additional byte to be transmitted.

TXE—Transmitter Empty

This bit indicates that the transmit shift register is empty and character transmission is finished.

0 = Data is currently transmitting.

1 = Transmission is complete.

CTS—CTS Signal

When this bit is read it returns the level of the $\overline{\text{CTS}}$ signal.

UART Status 1 Register

This register contains multiprocessor control and status bits.

Table 55. UART Status 1 Register (U0STAT1)

BITS	7	6	5	4	3	2	1	0				
FIELD	Reserved NEWFRM MPRX											
RESET		0										
R/W	R R/W R											
ADDR	F44H											

Serial Peripheral Interface

The Serial Peripheral Interface (SPI) is a synchronous interface allowing several SPI-type devices to be interconnected. SPI-compatible devices include EEPROMs, Analog-to-Digital Converters, and ISDN devices. Features of the SPI include:

- Full-duplex, synchronous, and character-oriented communication
- Four-wire interface
- Data transfers rates up to a maximum of one-half the system clock frequency
- Error detection
- Dedicated Baud Rate Generator

The SPI is not available in 20-pin package devices.

Architecture

The SPI is be configured as either a Master (in single or multi-master systems) or a Slave as displayed in Figure 20 through Figure 22.



Figure 20. SPI Configured as a Master in a Single Master, Single Slave System

Bit1

Bit1

Bit0

Bit0



Input Sample Time

SCK

SCK

MOSI

MISO

(CLKPOL = 0)

(CLKPOL = 1)

Figure 24. SPI Timing When PHASE is 1

Multi-Master Operation

SS

In a multi-master SPI system, all SCK pins are tied together, all MOSI pins are tied together and all MISO pins are tied together. All SPI pins must then be configured in OPEN-DRAIN mode to prevent bus contention. At any one time, only one SPI device is configured as the Master and all other SPI devices on the bus are configured as Slaves. The Master enables a single Slave by asserting the \overline{SS} pin on that Slave only. Then, the single Master drives data out its SCK and MOSI pins to the SCK and MOSI pins on the Slaves (including those which are not enabled). The enabled Slave drives data out its MISO pin to the MISO Master pin.

For a Master device operating in a multi-master system, if the \overline{SS} pin is configured as an input and is driven Low by another Master, the COL bit is set to 1 in the SPI Status Register. The COL bit indicates the occurrence of a multi-master collision (mode fault error condition).

Slave Operation

The SPI block is configured for SLAVE mode operation by setting the SPIEN bit to 1 and the MMEN bit to 0 in the SPICTL Register and setting the SSIO bit to 0 in the SPIMODE Register. The IRQE, PHASE, CLKPOL, and WOR bits in the SPICTL Register and the



necessary for \overline{SS} to deassert between characters to generate the interrupt. The SPI in SLAVE mode also generates an interrupt if the \overline{SS} signal deasserts prior to transfer of all the bits in a character (see description of Slave Abort Error). Writing a 1 to the IRQ bit in the SPI Status Register clears the pending SPI interrupt request. The IRQ bit must be cleared to 0 by the ISR to generate future interrupts. To start the transfer process, an SPI interrupt can be forced by software writing a 1 to the STR bit in the SPICTL Register.

If the SPI is disabled, an SPI interrupt can be generated by a BRG time-out. This timer function must be enabled by setting the BIRQ bit in the SPICTL Register. This BRG time-out does not set the IRQ bit in the SPISTAT Register, just the SPI interrupt bit in the interrupt controller.

SPI Baud Rate Generator

In SPI MASTER mode, the BRG creates a lower frequency serial clock (SCK) for data transmission synchronization between the Master and the external Slave. The input to the BRG is the system clock. The SPI Baud Rate High and Low Byte Registers combine to form a 16-bit reload value, BRG[15:0], for the SPI Baud Rate Generator. The SPI baud rate is calculated using the following equation:

SPI Baud Rate (bits/s) = $\frac{\text{System Clock Frequency (Hz)}}{2xBRG[15:0]}$

Minimum baud rate is obtained by setting BRG[15:0] to 0000H for a clock divisor value of $(2 \times 65536 = 131072)$.

When the SPI is disabled, BRG functions as a basic 16-bit timer with interrupt on time-out. Follow the steps below to configure BRG as a timer with interrupt on time-out:

- 1. Disable the SPI by clearing the SPIEN bit in the SPI Control Register to 0.
- 2. Load the desired 16-bit count value into the SPI Baud Rate High and Low Byte registers.
- 3. Enable BRG timer function and associated interrupt by setting the BIRQ bit in the SPI Control Register to 1.

When configured as a general-purpose timer, the interrupt interval is calculated using the following equation:

Interrupt Interval (s) = System Clock Period (s) ×BRG[15:0]]

SPI Control Register

The SPI Control Register configures the SPI for transmit and receive operations.

Table 64. SPI Control Register (SPICTL)

BITS	7	6	5	4	3	2	1	0								
FIELD	IRQE	STR	BIRQ	PHASE	CLKPOL	WOR	MMEN	SPIEN								
RESET		0														
R/W				R	W/W											
ADDR				F6	1H	F61H										

IRQE—Interrupt Request Enable

0 = SPI interrupts are disabled. No interrupt requests are sent to the Interrupt Controller.

1 = SPI interrupts are enabled. Interrupt requests are sent to the Interrupt Controller.

STR—Start an SPI Interrupt Request

- 0 = No effect.
- 1 = Setting this bit to 1 also sets the IRQ bit in the SPI Status Register to 1. Setting this bit forces the SPI to send an interrupt request to the Interrupt Control. This bit can be used by software for a function similar to transmit buffer empty in a UART. Writing a 1 to the IRQ bit in the SPI Status Register clears this bit to 0.

BIRQ—BRG Timer Interrupt Request

If the SPI is enabled, this bit has no effect. If the SPI is disabled:

- 0 = BRG timer function is disabled.
- 1 = BRG timer function and time-out interrupt are enabled.

PHASE—Phase Select

Sets the phase relationship of the data to the clock. For more information on operation of the PHASE bit, see SPI Clock Phase and Polarity Control on page 116.

CLKPOL—Clock Polarity

- 0 = SCK idles Low (0).
- 1 = SCK idle High (1).

WOR-Wire-OR (Open-Drain) Mode Enabled

0 = SPI signal pins not configured for open-drain.

 $1 = \text{All four SPI signal pins (SCK, \overline{SS}, MISO, MOSI)}$ configured for open-drain function. This setting is typically used for multi-master and/or multi-slave configurations.

MMEN—SPI MASTER Mode Enable

0 = SPI configured in SLAVE mode.

1 = SPI configured in MASTER mode.

SPIEN—SPI Enable

- 0 = SPI disabled.
- 1 = SPI enabled.

SPI Status Register

The SPI Status Register indicates the current state of the SPI. All bits revert to their reset state if the SPIEN bit in the SPICTL Register equals 0.

Table 65. SPI Status Register (SPISTAT)

BITS	7	6	5	4	3	2	2 1				
FIELD	IRQ	OVR	COL	ABT	Reserved TXST			SLAS			
RESET	0 1										
R/W		R/	W*				R				
ADDR				F6	2H						
R/W* = Re	ad access. W	rite a 1 to clea	ar the bit to 0.								

IRQ—Interrupt Request

If SPIEN = 1, this bit is set if the STR bit in the SPICTL Register is set, or upon completion of an SPI Master or Slave transaction. This bit does not set if SPIEN = 0 and the SPI Baud Rate Generator is used as a timer to generate the SPI interrupt.

- 0 =No SPI interrupt request pending.
- 1 =SPI interrupt request is pending.

OVR—Overrun

0 = An overrun error has not occurred.

1 = An overrun error has been detected.

COL—Collision

- 0 = A multi-master collision (mode fault) has not occurred.
- 1 = A multi-master collision (mode fault) has been detected.

ABT—SLAVE mode transaction abort

This bit is set if the SPI is configured in SLAVE mode, a transaction is occurring and \overline{SS} deasserts before all bits of a character have been transferred as defined by the NUMBITS field of the SPIMODE Register. The IRQ bit also sets, indicating the transaction has completed.

0 = A SLAVE mode transaction abort has not occurred.

1 = A SLAVE mode transaction abort has been detected.

Reserved—Must be 0

TXST—Transmit Status

- 0 = No data transmission currently in progress.
- 1 = Data transmission currently in progress.

SLAS—Slave Select

If SPI enabled as a Slave

 $0 = \overline{SS}$ input pin is asserted (Low)

 $1 = \overline{SS}$ input is not asserted (High).

If SPI enabled as a Master, this bit is not applicable.

Option Bits

Option Bits allow user configuration of certain aspects of Z8 Encore! XP[®] F0822 Series operation. The feature configuration data is stored in Flash Memory and read during Reset. Features available for control through the Option Bits are:

- Watchdog Timer time-out response selection-interrupt or Reset.
- Watchdog Timer enabled at Reset.
- The ability to prevent unwanted read access to user code in Flash Memory.
- The ability to prevent accidental programming and erasure of all or a portion of the user code in Flash Memory.
- Voltage Brownout configuration-always enabled or disabled during STOP mode to reduce STOP mode power consumption.
- Oscillator mode selection-for high, medium, and low power crystal oscillators, or external RC oscillator.

Operation

Option Bit Configuration By Reset

During any reset operation (System Reset, Reset, or Stop Mode Recovery), the Option Bits are automatically read from the Flash Memory and written to Option Configuration registers. The Option Configuration registers control operation of the devices within the Z8 Encore! XP F0822 Series. Option Bit control is established before the device exits Reset and the eZ8 CPU begins code execution. The Option Configuration registers are not part of the Register File and are not accessible for read or write access. Each time the Option Bits are programmed or erased, the device must be Reset for the change to take place (Flash version only)

Option Bit Address Space

The first two bytes of Flash Memory at addresses 0000H (Table 89 on page 164) and 0001H (Table 90 on page 165) are reserved for the user programmable Option Bits. The byte at Program Memory address 0000H configures user options. The byte at Flash Memory address 0001H is reserved for future use and must be left in its unprogrammed state.

Z8 Encore! XP[®] F0822 Series Product Specification

```
181
```

```
DBG \leftarrow Size[7:0]
DBG \rightarrow 1-65536 data bytes
```

• Read Program Memory CRC (0EH)—The Read Program Memory CRC command computes and returns the CRC (cyclic redundancy check) of Program Memory using the 16-bit CRC-CCITT polynomial. If the device is not in DEBUG mode, this command returns FFFFH for the CRC value. Unlike most other OCD Read commands, there is a delay from issuing of the command until the OCD returns the data. The OCD reads the Program Memory, calculates the CRC value, and returns the result. The delay is a function of the Program Memory size and is approximately equal to the system clock period multiplied by the number of bytes in the Program Memory.

```
DBG \leftarrow 0EH
DBG \rightarrow CRC[15:8]
DBG \rightarrow CRC[7:0]
```

• **Step Instruction (10H)**—The Step Instruction command steps one assembly instruction at the current Program Counter location. If the device is not in DEBUG mode or the Read Protect Option Bit is enabled, the OCD ignores this command.

DBG \leftarrow 10H

• **Stuff Instruction (11H)**—The Stuff Instruction command steps one assembly instruction and allows specification of the first byte of the instruction. The remaining 0-4 bytes of the instruction are read from Program Memory. This command is useful for stepping over instructions where the first byte of the instruction has been overwritten by a Breakpoint. If the device is not in DEBUG mode or the Read Protect Option Bit is enabled, the OCD ignores this command.

DBG \leftarrow 11H DBG \leftarrow opcode[7:0]

• **Execute Instruction (12H)**—The Execute Instruction command allows sending an entire instruction to be executed to the eZ8 CPU. This command can also step over Breakpoints. The number of bytes to send for the instruction depends on the opcode. If the device is not in DEBUG mode or the Read Protect Option Bit is enabled, the OCD ignores this command

DBG \leftarrow 12H DBG \leftarrow 1-5 byte opcode

On-Chip Debugger Control Register Definitions

OCD Control Register

The OCD Control Register controls the state of the OCD. This register enters or exits DEBUG mode and enables the BRK instruction. It can also reset the Z8 Encore! XP[®] F0822 Series device.

212

Table 116 contains additional symbols that are used throughout the Instruction Summary and Instruction Set Description sections.

Symbol	Definition
dst	Destination Operand
src	Source Operand
@	Indirect Address Prefix
SP	Stack Pointer
PC	Program Counter
FLAGS	Flags Register
RP	Register Pointer
#	Immediate Operand Prefix
В	Binary Number Suffix
%	Hexadecimal Number Prefix
Н	Hexadecimal Number Suffix

Table 116. Additional Symbols

Assignment of a value is indicated by an arrow. For example,

 $dst \leftarrow dst + src$

indicates the source data is added to the destination data and the result is stored in the destination location.

Accombly	Symbolic	Add Mc	ress ode	Opcodo(c)			Fla	ags	Fetch	Inctr		
Mnemonic	Operation	dst	src	(Hex)	С	Ζ	SVD			Н	Cycles	Cycles
CALL dst	$SP \leftarrow SP - 2$	IRR		D4	-	-	-	-	-	-	2	6
	$@SP \leftarrow PC \\ PC \leftarrow dst$	DA		D6	•						3	3
CCF	$C \leftarrow \sim C$			EF	*	-	-	-	-	-	1	2
CLR dst	dst ← 00H	R		B0	-	-	-	-	-	-	2	2
		IR		B1							2	3
COM dst	$dst \leftarrow \sim dst$	R		60	-	*	*	0	-	-	2	2
		IR		61	•						2	3
CP dst, src	dst - src	r	r	A2	*	*	*	*	-	-	2	3
		r	lr	A3	•						2	4
		R	R	A4	•						3	3
		R	IR	A5	•						3	4
		R	IM	A6	•						3	3
		IR	IM	A7	•						3	4
CPC dst, src	dst - src - C	r	r	1F A2	*	*	*	*	-	-	3	3
		r	lr	1F A3	•						3	4
		R	R	1F A4	•						4	3
		R	IR	1F A5	•						4	4
		R	IM	1F A6	•						4	3
		IR	IM	1F A7	•						4	4
CPCX dst, src	dst - src - C	ER	ER	1F A8	*	*	*	*	-	-	5	3
		ER	IM	1F A9	•						5	3
CPX dst, src	dst - src	ER	ER	A8	*	*	*	*	-	-	4	3
		ER	IM	A9	•						4	3
DA dst	$dst \gets DA(dst)$	R		40	*	*	*	Х	-	-	2	2
		IR		41							2	3
DEC dst	dst ← dst - 1	R		30	-	*	*	*	-	-	2	2
		IR		31	•						2	3

Table 126. eZ8 CPU Instruction Summary (Continued)

Z8 Encore! XP[®] F0822 Series Product Specification

							Le	ower Nil	bble (He	x)						
	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
0	1.2 BRK	2.2 SRP	2.3 ADD	2.4 ADD	3.3 ADD	3.4 ADD	3.3 ADD	3.4 ADD	4.3 ADDX	4.3 ADDX	2.3 DJNZ	2.2 JR	2.2 LD	3.2 JP	1.2 INC	1.2 NOP
1	2.2 RLC R1	2.3 RLC	2.3 ADC	2.4 ADC r1.lr2	3.3 ADC R2 R1	3.4 ADC	3.3 ADC R1 IM	3.4 ADC	4.3 ADCX	4.3 ADCX		,		cc,DA		See 2nd Opcode
2	2.2 INC	2.3 INC	2.3 SUB	2.4 SUB	3.3 SUB	3.4 SUB	3.3 SUB	3.4 SUB	4.3 SUBX	4.3 SUBX						Wiap
3	2.2 DEC	2.3 DEC	2.3 SBC	2.4 SBC	3.3 SBC	3.4 SBC	3.3 SBC	3.4 SBC	4.3 SBCX	4.3 SBCX						
4	R1 2.2 DA	IR1 2.3 DA	r1,r2 2.3 OR	r1,lr2 2.4 OR	82,R1 3.3 OR	3.4 OR	81,IM 3.3 OR	3.4 OR	4.3 ORX	4.3 ORX						
5	R1 2.2 POP	IR1 2.3 POP	r1,r2 2.3 AND	r1,lr2 2.4 AND	82,R1 3.3 AND	3.4 AND	81,IM 3.3 AND	IR1,IM 3.4 AND	4.3 ANDX	4.3 ANDX						1.2 WDT
6	R1 2.2 COM	IR1 2.3 COM	r1,r2 2.3 TCM	r1,Ir2 2.4 TCM	R2,R1 3.3 TCM	3.4 TCM	81,IM 3.3 TCM	IR1,IM 3.4 TCM	4.3 TCMX	4.3 TCMX						1.2 STOP
7	R1 2.2 PUSH	IR1 2.3 PUSH	r1,r2 2.3 TM	r1,lr2 2.4 TM	R2,R1 3.3 TM	IR2,R1 3.4 TM	R1,IM 3.3 TM	IR1,IM 3.4 TM	ER2,ER1 4.3 TMX	IM,ER1 4.3 TMX						1.2 HALT
8	R2 2.5 DECW	1R2 2.6 DECW	r1,r2 2.5 LDE	r1,Ir2 2.9 LDEI	R2,R1 3.2 LDX	IR2,R1 3.3 LDX	R1,IM 3.4 LDX	IR1,IM 3.5 LDX	ER2,ER1 3.4 LDX	IM,ER1 3.4 LDX						1.2 DI
9	RR1 2.2 RL	IRR1 2.3 RL	r1,Irr2 2.5 LDE	lr1,Irr2 2.9 LDEI	r1,ER2 3.2 LDX	Ir1,ER2 3.3 LDX	IRR2,R1 3.4 LDX	IRR2,IR1 3.5 LDX	r1,rr2,X 3.3 LEA	rr1,r2,X 3.5 LEA						1.2 El
А	R1 2.5 INCW	IR1 2.6 INCW	r2,Irr1 2.3 CP	lr2,Irr1 2.4 CP	r2,ER1 3.3 CP	Ir2,ER1 3.4 CP	R2,IRR1 3.3 CP	IR2,IRR1 3.4 CP	r1,r2,X 4.3 CPX	rr1,rr2,X 4.3 CPX						1.4 RET
Б	2.2	IRR1 2.3	r1,r2 2.3	r1,lr2 2.4	R2,R1 3.3	IR2,R1 3.4	R1,IM 3.3	IR1,IM 3.4	4.3	IM,ER1 4.3						1.5 IPET
D	R1 2.2	IR1 2.3	r1,r2	r1,lr2 2.9	R2,R1	IR2,R1 2.9	R1,IM	IR1,IM 3.4	ER2,ER1 3.2	IM,ER1						1.2
С	RRC R1 2.2	RRC IR1 2.3	LDC r1,Irr2 2.5	LDCI Ir1,Irr2 2.9	JP IRR1 2.6	LDC lr1,lrr2 2.2	3.3	LD r1,r2,X 3.4	PUSHX ER2 3.2							RCF
D	SRA R1	SRA IR1	LDC r2,Irr1	LDCI lr2,lrr1	CALL IRR1	BSWAP R1	DA	LD r2,r1,X	POPX ER1	4 2						SCF
Е	RR R1	RR IR1	BIT p,b,r1	LD r1,lr2	LD R2,R1	LD IR2,R1	LD R1,IM	LD IR1,IM	LDX ER2,ER1	LDX IM,ER1						ĊĊF
F	SWAP R1	SWAP	2.6 TRAP	2.3 LD	2.8 MULT RR1	3.3 LD R2 IR1	3.3 BTJ phr1 X	3.4 BTJ n b lr1 X			¥	¥	↓			

Figure 58. First Opcode Map

Upper Nibble (Hex)



Figure 62 displays the 28-pin SOIC package available for Z8 Encore! XP F0822 Series devices.



Part Number	Flash	RAM	I/O Lines	Interrupts	16-Bit Timers w/PWM	10-Bit A/D Channels	I ² C	SPI	UARTs with IrDA	Description
28F04XX With 4 KB Flash	n 00 to 70	•••								
		<u>د</u>				-				
Z8F0411HH020SC	4 KB	1 KB	11	16	2	0	1	0	1	SSOP 20-pin package
Z8F0411PH020SC	4 KB	1 KB	11	16	2	0	1	0	1	PDIP 20-pin package
Z8F0412SJ020SC	4 KB	1 KB	19	19	2	0	1	1	1	SOIC 28-pin package
Z8F0412PJ020SC	4 KB	1 KB	19	19	2	0	1	1	1	PDIP 28-pin package
Extended Temperature: -4	10 °C to	105 °C								
Z8F0411HH020EC	4 KB	1 KB	11	16	2	0	1	0	1	SSOP 20-pin package
Z8F0411PH020EC	4 KB	1 KB	11	16	2	0	1	0	1	PDIP 20-pin package
Z8F0412SJ020EC	4 KB	1 KB	19	19	2	0	1	1	1	SOIC 28-pin package
Z8F0412PJ020EC	4 KB	1 KB	19	19	2	0	1	1	1	PDIP 28-pin package
Z8F08200100KITG										Development Kit (20- and 28-pin)
ZUSBSC00100ZACG										USB Smart Cable Accessory Kit
ZUSBOPTSC01ZACG										Opto-Isolated USB Smart Cable Accessory Kit
Note: Replace C with G for I	ead-free	packagir	ng.							