



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, TSI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LVD, POR, PWM, WDT
Number of I/O	28
Program Memory Size	128KB (128K × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D - 16bit; D/A - 12bit
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount, Wettable Flank
Package / Case	32-VFQFN Exposed Pad
Supplier Device Package	32-HVQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mkl16z128vfm4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		3.17.2	Basic timers (TIM6, TIM7, TIM18)23
		3.17.3	Independent watchdog (IWDG)24
		3.17.4	System window watchdog (WWDG)24
		3.17.5	SysTick timer
	3.18	Real-ti	me clock (RTC) and backup registers
	3.19	Inter-in	tegrated circuit interface (I <sup>2</sup> C) 25
	3.20	Univer	sal synchronous/asynchronous receiver transmitter (USART) 26
	3.21	Serial	peripheral interface (SPI)/Inter-integrated sound interfaces ( $I^2S$ ) . 27
	3.22	High-d electro	efinition multimedia interface (HDMI) - consumer onics control (CEC)
	3.23	Contro	ller area network (CAN)
	3.24	Univers	sal serial bus (USB)
	3.25	Serial	wire JTAG debug port (SWJ-DP) 28
	3.26	Embec	lded trace macrocell™
5	Mem	ory ma	pping
6	Elect	rical ch	aracteristics
	0.4		
	6.1	Param	eter conditions
	6.1	Param 6.1.1	eter conditions
	6.1	Param 6.1.1 6.1.2	eter conditions
	6.1	Param 6.1.1 6.1.2 6.1.3	eter conditions   52     Minimum and maximum values   52     Typical values   52     Typical values   52     Typical curves   52
	6.1	Param 6.1.1 6.1.2 6.1.3 6.1.4	eter conditions52Minimum and maximum values52Typical values52Typical curves52Loading capacitor52
	6.1	Param 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5	eter conditions52Minimum and maximum values52Typical values52Typical curves52Loading capacitor52Pin input voltage52
	6.1	Param 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6	eter conditions52Minimum and maximum values52Typical values52Typical curves52Loading capacitor52Pin input voltage52Power supply scheme53
	6.1	Param 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7	eter conditions52Minimum and maximum values52Typical values52Typical curves52Loading capacitor52Pin input voltage52Power supply scheme53Current consumption measurement54
	6.1	Param 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolu	eter conditions52Minimum and maximum values52Typical values52Typical curves52Loading capacitor52Pin input voltage52Power supply scheme53Current consumption measurement54te maximum ratings55
	6.1 6.2 6.3	Param 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolu Operat	eter conditions52Minimum and maximum values52Typical values52Typical curves52Loading capacitor52Pin input voltage52Power supply scheme53Current consumption measurement54te maximum ratings55ing conditions57
	6.1 6.2 6.3	Param 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolu Operat 6.3.1	eter conditions52Minimum and maximum values52Typical values52Typical curves52Loading capacitor52Pin input voltage52Power supply scheme53Current consumption measurement54te maximum ratings55ing conditions57General operating conditions57
	6.1 6.2 6.3	Param 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolu Operat 6.3.1 6.3.2	eter conditions52Minimum and maximum values52Typical values52Typical curves52Loading capacitor52Pin input voltage52Power supply scheme53Current consumption measurement54te maximum ratings55ing conditions57General operating conditions at power-up / power-down58
	6.1 6.2 6.3	Param 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolu Operat 6.3.1 6.3.2 6.3.3	eter conditions52Minimum and maximum values52Typical values52Typical curves52Loading capacitor52Pin input voltage52Power supply scheme53Current consumption measurement54te maximum ratings55ing conditions57General operating conditions at power-up / power-down58Embedded reset and power control block characteristics59
	6.1 6.2 6.3	Param 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolu Operat 6.3.1 6.3.2 6.3.3 6.3.4	eter conditions52Minimum and maximum values52Typical values52Typical curves52Loading capacitor52Pin input voltage52Power supply scheme53Current consumption measurement54te maximum ratings55ing conditions57General operating conditions57Operating conditions at power-up / power-down58Embedded reset and power control block characteristics59Embedded reference voltage60
	6.1 6.2 6.3	Param 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolu Operat 6.3.1 6.3.2 6.3.3 6.3.4 6.3.5 6.2.2	eter conditions52Minimum and maximum values52Typical values52Typical curves52Loading capacitor52Pin input voltage52Power supply scheme53Current consumption measurement54te maximum ratings55ing conditions57General operating conditions57Operating conditions at power-up / power-down58Embedded reset and power control block characteristics59Embedded reference voltage60Supply current characteristics61



## 3.13 **16-bit sigma delta analog-to-digital converters (SDADC)**

Three 16-bit sigma-delta analog-to-digital converters are embedded in the STM32F373xx. They have up to two separate supply voltages allowing the analog function voltage range to be independent from the STM32F373xx power supply. They share up to 21 input pins which may be configured in any combination of single-ended (up to 21) or differential inputs (up to 11).

The conversion speed is up to 16.6 ksps for each SDADC when converting multiple channels and up to 50 ksps per SDADC if single channel conversion is used. There are two conversion modes: single conversion mode or continuous mode, capable of automatically scanning any number of channels. The data can be automatically stored in a system RAM buffer, reducing the software overhead.

A timer triggering system can be used in order to control the start of conversion of the three SDADCs and/or the 12-bit fast ADC. This timing control is very flexible, capable of triggering simultaneous conversions or inserting a programmable delay between the ADCs.

Up to two external reference pins (VREFSD+, VREFSD-) and an internal 1.2/1.8 V reference can be used in conjunction with a programmable gain (x0.5 to x32) in order to fine-tune the input voltage range of the SDADC. VREFSD - pin is used as negative signal reference in case of single-ended input mode.

## 3.14 Digital-to-analog converter (DAC)

The devices feature two 12-bit buffered DACs with three output channels that can be used to convert three digital signals into three analog voltage signal outputs. The internal structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This digital Interface supports the following features:

- Two DAC converters with three output channels:
  - DAC1 with two output channels
  - DAC2 with one output channel.
- 8-bit or 10-bit monotonic output
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation (DAC1 only)
- Triangular wave generation (DAC1 only)
- Dual DAC channel independent or simultaneous conversions (DAC1 only)
- DMA capability for each channel
- External triggers for conversion



# 3.21 Serial peripheral interface (SPI)/Inter-integrated sound interfaces (I<sup>2</sup>S)

Three SPIs are able to communicate at up to 18 Mbits/s in slave and master modes in fullduplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

The SPIs can be served by the DMA controller.

Three standard I<sup>2</sup>S interfaces (multiplexed with SPI1, SPI2 and SPI3) are available, that can be operated in master or slave mode. These interfaces can be configured to operate with 16/32 bit resolution, as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I<sup>2</sup>S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency. All I2S interfaces can operate in half-duplex mode only.

Refer to *Table 9* for the features between SPI1, SPI2 and SPI3.

SPI features <sup>(1)</sup>	SPI1	SPI2	SPI3
Hardware CRC calculation	Х	Х	Х
Rx/Tx FIFO	Х	Х	Х
NSS pulse mode	Х	Х	Х
I2S mode	Х	Х	Х
TI mode	Х	Х	Х
I2S full-duplex mode	-	-	-

1. X = supported.

# 3.22 High-definition multimedia interface (HDMI) - consumer electronics control (CEC)

The device embeds a HDMI-CEC controller that provides hardware support for the Consumer Electronics Control (CEC) protocol (Supplement 1 to the HDMI standard).

This protocol provides high-level control functions between all audiovisual products in an environment. It is specified to operate at low speeds with minimum processing and memory overhead. It has a clock domain independent from the CPU clock, allowing the HDMI\_CEC controller to wakeup the MCU from Stop mode on data reception.

## 3.23 Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.



## 3.24 Universal serial bus (USB)

The STM32F373xx embeds an USB device peripheral compatible with the USB full-speed 12 Mbs. The USB interface implements a full-speed (12 Mbit/s) function interface. It has software-configurable endpoint setting and suspend/resume support. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator).

# 3.25 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP Interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

The JTAG TMS and TCK pins are shared respectively with SWDIO and SWCLK and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

## 3.26 Embedded trace macrocell<sup>™</sup>

The ARM embedded trace macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F373xx through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using USB, Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer running debugger software. TPA hardware is commercially available from common development tool vendors. It operates with third party debugger software tools.







Figure 4. STM32F373xx LQFP100 pinout



Na	me	Abbreviation Definition						
Pin r	name	Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name						
		S	Supply pin					
Pin	type	I	Input only pin					
		I/O	Input / output pin					
		FT	5 V tolerant I/O					
		FTf	5 V tolerant I/O, FM+ capable					
I/O atr	uoturo	TTa	3.3 V tolerant I/O directly connected to ADC					
i/O sti	ucture	TC	Standard 3.3 V I/O					
		В	Dedicated BOOT0 pin					
		RST	Bidirectional reset pin with embedded weak pull-up resistor					
No	tes	Unless otherwise specified by a note, all I/Os are set as floating inputs durin and after reset						
5.	Alternate functions	Functions selec	ted through GPIOx_AFR registers					
Pin functions	Additional functions	Functions direct	ly selected/enabled through peripheral registers					

Table 10	Logond/abbroviations	used in the	ninout table
Table TU.	Legenu/appreviations	used in the	e pinout table

## Table 11. STM32F373xx pin definitions

Pi	n nun	nber	s					Pin func	tions	
LQFP100	UFBGA100	LQFP64	LQFP48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions	
1	B2	-	-	PE2	I/O	FT	(2)	TSC_G7_IO1, TRACECLK	-	
2	A1	-	-	PE3	I/O	FT	(2)	TSC_G7_IO2, TRACED0	-	
3	B1	-	-	PE4	I/O	FT	(2)	TSC_G7_IO3, TRACED1	-	
4	C2	-	-	PE5	I/O	FT	(2)	TSC_G7_IO4, TRACED2	-	
5	D2	-	1	PE6	I/O	FT	(2)	TRACED3	WKUP3, RTC_TAMPER3	
6	E2	1	1	VBAT	S	-	-	Backup power supply		
7	C1	2	2	PC13 <sup>(1)</sup>	I/O	тс	-	-	WKUP2, ALARM_OUT, CALIB_OUT, TIMESTAMP, RTC_TAMPER1	



	Table 11. STM32F373xx pin definitions (continued)									
Pin numbers								Pin func	tions	
LQFP100	UFBGA100	LQFP64	LQFP48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions	
51	L12	-	-	VDDSD3	S	-	(2)	SDADC3 pov	ver supply	
52	K12	33	25	VREFSD+	S	-	-	External reference voltage for S (positive	DADC1, SDADC2, SDADC3 input)	
53	K11	34	26	PB14	I/O	тс	(4)	SPI2_MISO/I2S2_MCK, USART3_RTS, TIM15_CH1, TIM12_CH1, TSC_G6_IO1	SDADC3_AIN8P	
54	K10	35	27	PB15	I/O	тс	(4)	SPI2_MOSI/I2S2_SD, TIM15_CH1N, TIM15_CH2, TIM12_CH2, TSC_G6_IO2, RTC_REFIN	SDADC3_AIN7P, SDADC3_AIN8M	
55	K9	36	28	PD8	I/O	тс	(4)	SPI2_SCK/I2S2_CK, USART3_TX, TSC_G6_IO3	SDADC3_AIN6P	
56	K8	-	-	PD9	I/O	тс	(4) (2)	USART3_RX, TSC_G6_IO4	SDADC3_AIN5P, SDADC3_AIN6M	
57	J12	-	-	PD10	I/O	тс	(4) (2)	USART3_CK	SDADC3_AIN4P	
58	J11	-	-	PD11	I/O	тс	(4) (2)	USART3_CTS	SDADC3_AIN3P, SDADC3_AIN4M	
59	J10	-	-	PD12	I/O	тс	(4) (2)	USART3_RTS, TIM4_CH1, TSC_G8_IO1	SDADC3_AIN2P	
60	H12	-	-	PD13	I/O	тс	(4) (2)	TIM4_CH2, TSC_G8_IO2	SDADC3_AIN1P, SDADC3_AIN2M	
61	H11	-	-	PD14	I/O	тс	(4) (2)	TIM4_CH3, TSC_G8_IO3	SDADC3_AIN0P	
62	H10	-	-	PD15	I/O	тс	(4) (2)	TIM4_CH4, TSC_G8_IO4	SDADC3_AIN0M	
63	E12	37	-	PC6	I/O	FT	(2)	TIM3_CH1, SPI1_NSS/I2S1_WS	-	



38

-

-

-

PC7

PC8

PC9

E11

E10 39

D12 40

64

65

66

TIM3\_CH2,

SPI1\_SCK/I2S1\_CK,

SPI1\_MISO/I2S1\_MCK, TIM3\_CH3

SPI1\_MOSI/I2S1\_SD, TIM3\_CH4

(2)

(2)

(2)

FΤ

FΤ

FT

I/O

I/O

I/O

-

-

-

## 6.1.6 Power supply scheme



Figure 9. Power supply scheme

1. Dotted lines represent the internal connections on low pin count packages, joining the dedicated supply pins.



## 6.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 10: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.

## Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V<sub>DD</sub> or V<sub>SS</sub> (no load)
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the f<sub>HCLK</sub> frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states from 48 MHz to 72 MHz)
- Prefetch in ON (reminder: this bit must be set before clock setting and bus prescaling)
- When the peripherals are enabled  $f_{APB1} = f_{AHB}/2$ ,  $f_{APB2} = f_{AHB}$
- When f<sub>HCLK</sub> > 8 MHz PLL is ON and PLL inputs is equal to HSI/2 = 4 MHz (if internal clock is used) or HSE = 8 MHz (if HSE bypass mode is used)

The parameters given in *Table 28* to *Table 34* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 22*.

				All peripherals enabled				All peripherals disabled				
Symbol	Parameter	Conditions	f <sub>HCLK</sub>	True	Max @ T <sub>A</sub> <sup>(2)</sup>			Tun	Max @ T <sub>A</sub> <sup>(2)</sup>			Unit
				тур	25 °C	85 °C	105 °C	тур	25 °C	85 °C	105 °C	
			72 MHz	63.1	70.7	71.5	73.4	29.2	31.1	31.7	34.2	
		HSE	64 MHz	56.3	63.3	64.1	64.9	26.1	27.8	28.4	30.4	
		bypass,	48 MHz	42.5	48.5	48.0	50.1	19.9	22.6	21.9	23.1	
	Supply current in	PLL on	32 MHz	28.8	31.4	32.2	34.3	13.1	16.1	14.9	16.2	
			24 MHz	21.9	24.4	24.4	25.8	10.1	10.9	11.9	12.4	
		in HSE ode, bypass, PLL off	8 MHz	7.3	8.0	9.3	9.3	3.7	4.1	4.4	5.0	
I <sub>DD</sub>	Run mode, code		1 MHz	1.1	1.5	1.8	2.3	0.8	1.1	1.4	1.9	mA
	from Flash		64 MHz	51.7	57.7	58.0	60.4	25.8	27.6	28.1	30.1	
		HSI clock,	48 MHz	38.6	45.9	43.5	46.9	19.8	21.9	21.7	22.8	
		PLL on	32 MHz	26.4	31.1	29.7	31.9	13.1	15.7	14.8	16.2	
			24 MHz	20.3	22.6	22.6	23.7	6.9	7.5	8.1	8.8	
		HSI clock, PLL off	8 MHz	7.0	7.6	8.8	8.8	3.7	4.1	4.4	5.0	

### Table 28. Typical and maximum current consumption from $V_{DD}$ supply at $V_{DD}$ = 3.6 V<sup>(1)</sup>



For C<sub>L1</sub> and C<sub>L2</sub>, it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 14*). C<sub>L1</sub> and C<sub>L2</sub> are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C<sub>L1</sub> and C<sub>L2</sub>. PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C<sub>L1</sub> and C<sub>L2</sub>.

Note: For information on electing the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.





1.  $R_{EXT}$  value depends on the crystal characteristics.



To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

## **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol	Deremeter	Conditions	Monitored	Max vs. [f <sub>HSE</sub> /f <sub>HCLK</sub> ]	Unit	
Symbol	Parameter	Conditions	frequency band	8/72 MHz	Unit	
S <sub>EMI</sub>	Peak level	V <sub>DD</sub> - 3.3 V, T <sub>A</sub> - 25 °C, LQFP100 package compliant with IEC 61967-2	0.1 to 30 MHz	9		
			30 to 130 MHz	26	dBµV	
			130 MHz to 1 GHz	30		
			SAE EMI Level	4	-	

## 6.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

## Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts  $\times$  (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	$T_A$ = +25 °C, conforming to JESD22- A114	2	2000	
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = +25 °C, conforming to ANSI/ESD STM5.3.1, LQFP100, LQFP64, LQFP48 and UFBGA100 packages	II	500	V

Table 49. ESD absolute maximum ratings

1. Guaranteed by characterization results.



- ADC accuracy vs. negative injection current: Injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.
  Any positive injection current within the limits specified for lawyour and Σlawyour in Section 6.3.14 does not
  - Any positive injection current within the limits specified for  $I_{INJ(PIN)}$  and  $\Sigma I_{INJ(PIN)}$  in Section 6.3.14 does not affect the ADC accuracy.
- 3. Better performance may be achieved in restricted V<sub>DDA</sub>, frequency and temperature ranges.
- 4. Guaranteed by characterization results.



#### Figure 27. ADC accuracy characteristics





1. Refer to *Table 60* for the values of  $R_{SRC}$ ,  $R_{ADC}$  and  $C_{ADC}$ .

 C<sub>parasitic</sub> represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C<sub>parasitic</sub> value will downgrade conversion accuracy. To remedy this, f<sub>ADC</sub> should be reduced.

## **General PCB design guidelines**

Power supply decoupling should be performed as shown in *Figure 9*. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.



Symbol	Parameter	Conditio	Min	Тур	Max <sup>(1)</sup>	Unit	
V <sub>hys</sub>	Comparator hysteresis	No hysteresis (COMPxHYST[1:0]=00)	-	-	0	-	
		Low hystorosis	High speed mode	3		13	mV
		(COMPxHYST[1:0]=01)	All other power modes	5	8	10	
		Madium hustorasia	High speed mode	7		26	
		(COMPxHYST[1:0]=10)	All other power modes	9	15	19	
		High hystoresis	High speed mode	18		49	
		(COMPxHYST[1:0]=11)	All other power modes	19	31	40	

|--|

1. Guaranteed by design.

2. For more details and conditions see Figure 30: Maximum VREFINT scaler startup time from power down







## 6.3.23 USB characteristics

Symbol	Parameter	Мах	Unit
t <sub>STARTUP</sub> <sup>(1)</sup>	USB transceiver startup time	1	μs

1. Guaranteed by design.

Symbol	Parameter	Conditions	Min. <sup>(1)</sup>	Max. <sup>(1)</sup>	Unit				
Input leve	els								
V <sub>DD</sub>	USB operating voltage <sup>(2)</sup>	-	3.0 <sup>(3)</sup>	3.6	V				
V <sub>DI</sub> <sup>(4)</sup>	Differential input sensitivity (for USB compliance)	I(USB_DP, USB_DM)	0.2	-					
V <sub>CM</sub> <sup>(4)</sup>	Differential common mode range	Includes V <sub>DI</sub> range	0.8	2.5	V				
$V_{SE}^{(4)}$	Single ended receiver threshold	-	1.3	2.0					
Output le	vels								
V <sub>OL</sub>	Static output level low	${\sf R}_{\sf L}$ of 1.5 k\Omega to 3.6 V $^{(5)}$	-	0.3	V				
V <sub>OH</sub>	Static output level high	${\sf R}_{\sf L}$ of 15 ${\sf k}\Omega$ to ${\sf V}_{\sf SS}{}^{(5)}$	2.8	3.6	v				
	1								

## Table 72. USB DC electrical characteristics

1. All the voltages are measured from the local ground potential.

2. To be compliant with the USB 2.0 full-speed electrical specification, the USB\_DP (D+) pin should be pulled up with a 1.5 k $\Omega$  resistor to a 3.0-to-3.6 V voltage range.

3. The STM32F3xxx USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics which are degraded in the 2.7-to-3.0 V  $V_{\text{DD}}$  voltage range.

4. Guaranteed by design.

5. R<sub>L</sub> is the load connected on the USB drivers



Symbol	Parameter			Con	ditions		Min	Тур	Max	Unit	Note													
	Offset error			f <sub>ADC</sub> = 1.5 MHz		V <sub>REFSD+</sub> = 3.3	-	-	110															
		a)	0	a)	jain = 1	f <sub>ADC</sub> =		V <sub>REFSD+</sub> = 1.2	-	-	110													
		al mod	0	6 MHz			V <sub>REFSD+</sub> = 3.3	-	-	100														
		ifferenti	ain = 8	fade =		V <sub>REFSD+</sub> = 1.2	-	-	70															
FO		D		ain = 8	ain = 8	ain = 8	ain = 8	ain = 8	lain = 8	ain = 8	ain = 8	ain = 8	ain = 8	ain = 8	ain = 8	ain = 8	ain = 8	6 MHz	V <sub>DSDx</sub>	V <sub>REFSD+</sub> = 3.3	-	-	100	
EO			0,	f <sub>ADC</sub> = = 3 1.5 MHz	= 3.3	V <sub>REFSD+</sub> = 3.3	-	-	90		calibration													
		Single ended mode	-			V <sub>REFSD+</sub> = 1.2	-	-	2100															
			gain = 8 gain			V <sub>REFSD+</sub> = 3.3	-	-	2000															
									V <sub>REFSD+</sub> = 1.2	-	-	1500												
							V <sub>REFSD+</sub> = 3.3	-	-	1800														
D <sub>voffsettem</sub> p	Offset drift with temperatur e	Diff gaii	Differential or single ended mode, gain = 1, V <sub>DDSDx</sub> = 3.3 V				-	10	15	uV/K	-													
EG	Gain error	Allenc	All gains, differential mode, single ended mode				-2.4	-2.7	-3.1	%	negative gain error = data result are greater than ideal													
EGT	Gain drift with temperatur e	gaii enc	gain = 1, differential mode, single ended mode				-	0	-	ppm /K	-													



# 7.2 LQFP100 package information

Figure 35. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline



1. Drawing is not to scale.









1. Dimensions are expressed in millimeters.

#### Device marking for LQFP64

The following figure gives an example of topside marking orientation versus pin 1 identifier location.



#### Figure 40. LQFP64 marking example (package top view)

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



#### 7.5.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in Section 8: Part numbering.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32F373xx at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

### Example 1: High-performance application

Assuming the following application conditions:

Maximum ambient temperature T<sub>Amax</sub> = 82 °C (measured according to JESD51-2),  $I_{DDmax}$  = 50 mA,  $V_{DD}$  = 3.5 V, maximum 3 I/Os used at the same time in output at low level with  $I_{OL}$  = 8 mA,  $V_{OL}$ = 0.4 V and maximum 2 I/Os used at the same time in output at low level with  $I_{OL}$  = 20 mA,  $V_{OL}$  = 1.3 V

P<sub>INTmax</sub> = 50 mA × 3.5 V= 175 mW

P<sub>IOmax</sub> = 3 × 8 mA × 0.4 V + 2 × 20 mA × 1.3 V = 61.6 mW

This gives: P<sub>INTmax</sub> = 175 mW and P<sub>IOmax</sub> = 61.6 mW:

 $P_{Dmax} = 175 + 61.6 = 236.6 \text{ mW}$ 

Thus: P<sub>Dmax</sub> = 236.6 mW

Using the values obtained in *Table 81* T<sub>Jmax</sub> is calculated as follows:

For LQFP64, 45°C/W

T<sub>.lmax</sub> = 82 °C + (45°C/W × 236.6 mW) = 82 °C + 10.65 °C = 92.65 °C

This is within the range of the suffix 6 version parts ( $-40 < T_{1} < 105 \text{ °C}$ ).

In this case, parts must be ordered at least with the temperature range suffix 6 (see Section 8: Part numbering).

### Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature  $T_J$  remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature T<sub>Amax</sub> = 115 °C (measured according to JESD51-2),  $I_{DDmax}$  = 20 mA,  $V_{DD}$  = 3.5 V, maximum 9 I/Os used at the same time in output at low level with  $I_{OL}$  = 8 mA,  $V_{OL}$ = 0.4 V P<sub>INTmax</sub> = 20 mA × 3.5 V= 70 mW  $P_{IOmax} = 9 \times 8 \text{ mA} \times 0.4 \text{ V} = 28.8 \text{ mW}$ This gives: P<sub>INTmax</sub> = 70 mW and P<sub>IOmax</sub> = 28.8 mW: P<sub>Dmax</sub> = 70 + 28.8 = 98.8 mW

Thus: P<sub>Dmax</sub> = 98.8 mW



# 8 Part numbering

For a list of available options (memory, package, and so on) or for further information on any aspect of this device, please contact your nearest ST sales office.

Table 82. Or	dering info	rmation	scheme
--------------	-------------	---------	--------

Example:	STM32	F	373	R	8	Т	6	2
Device family								
STM32 = ARM-based 32-bit microcontroller								
Product type								
F = General-purpose								
Sub-family								
373 = STM32F373xx								
Pin count								
C = 48 pins								
R = 64 pins								
V = 100 pins								
Code size								
8 = 64 Kbytes of Flash memory								
B = 128 Kbytes of Flash memory								
C = 256 Kbytes of Flash memory								
Package								
T = LQFP								
H = BGA								
Temperature range								
6 = Industrial temperature range, -40 to 85 °C								
7 = Industrial temperature range, –40 to 105 $^\circ\text{C}$								
<b>2</b> //								

## Options

xxx = programmed parts

TR = tape and reel



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved

