



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	DMA, I ² S, POR, PWM, WDT
Number of I/O	36
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 1x12b, 3x16b; D/A 3x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f373cct6tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Contents

1	Intro	duction
2	Desc	ription
3	Func	tional overview
	3.1	ARM® Cortex®-M4 core with embedded Flash and SRAM 13
	3.2	Memory protection unit
	3.3	Embedded Flash memory 14
	3.4	Cyclic redundancy check (CRC) calculation unit
	3.5	Embedded SRAM
	3.6	Boot modes
	3.7	Power management
		3.7.1 Power supply schemes
		3.7.2 Power supply supervisor
		3.7.3 Voltage regulator
		3.7.4 Low-power modes
	3.8	Clocks and startup
	3.9	General-purpose input/outputs (GPIOs) 16
	3.10	Direct memory access (DMA) 17
	3.11	Interrupts and events 17
		3.11.1 Nested vectored interrupt controller (NVIC)
		3.11.2 Extended interrupt/event controller (EXTI)
	3.12	12-bit analog-to-digital converter (ADC)
		3.12.1 Temperature sensor
		3.12.2 Internal voltage reference (V _{REFINT})
		3.12.3 V _{BAT} battery voltage monitoring
	3.13	16-bit sigma delta analog-to-digital converters (SDADC) 19
	3.14	Digital-to-analog converter (DAC) 19
	3.15	Fast comparators (COMP) 20
	3.16	Touch sensing controller (TSC) 20
	3.17	Timers and watchdogs 22
		3.17.1 General-purpose timers (TIM2 to TIM5, TIM12 to TIM17, TIM19) 23

DocID022691 Rev 7



3.17.1 General-purpose timers (TIM2 to TIM5, TIM12 to TIM17, TIM19)

There are eleven synchronizable general-purpose timers embedded in the STM32F373xx (see *Table 5* for differences). Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

• TIM2, 3, 4, 5 and 19

These five timers are full-featured general-purpose timers:

- TIM2 and TIM5 have 32-bit auto-reload up/downcounters and 32-bit prescalers
- TIM3, 4, and 19 have 16-bit auto-reload up/downcounters and 16-bit prescalers

These timers all feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together, or with the other generalpurpose timers via the Timer Link feature for synchronization or event chaining. The counters can be frozen in debug mode.

All have independent DMA request generation and support quadrature encoders.

• TIM12, 13, 14, 15, 16, 17

These six timers general-purpose timers with mid-range features:

They have 16-bit auto-reload upcounters and 16-bit prescalers.

- TIM12 has 2 channels
- TIM13 and TIM14 have 1 channel
- TIM15 has 2 channels and 1 complementary channel
- TIM16 and TIM17 have 1 channel and 1 complementary channel

All channels can be used for input capture/output compare, PWM or one-pulse mode output.

The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.

The counters can be frozen in debug mode.

3.17.2 Basic timers (TIM6, TIM7, TIM18)

These timers are mainly used for DAC trigger generation. They can also be used as a generic 16-bit time base.



I ² C features ⁽¹⁾	I2C1	I2C2
SMBus	Х	Х
Wakeup from STOP	Х	Х

Table 7. STM32F373xx	l ² C	implementation	(continued))
----------------------	------------------	----------------	-------------	---

1. X = supported.

3.20 Universal synchronous/asynchronous receiver transmitter (USART)

The STM32F373xx embeds three universal synchronous/asynchronous receiver transmitters (USART1, USART2 and USART3).

All USARTs interfaces are able to communicate at speeds of up to 9 Mbit/s.

They provide hardware management of the CTS and RTS signals, they support IrDA SIR ENDEC, the multiprocessor communication mode, the single-wire half-duplex communication mode, Smartcard mode (ISO/IEC 7816 compliant), autobaudrate feature and have LIN Master/Slave capability. The USART interfaces can be served by the DMA controller.

Refer to *Table 8* for the features of USART1, USART2 and USART3.

USART modes/features ⁽¹⁾	USART1	USART2	USART3
Hardware flow control for modem	Х	Х	Х
Continuous communication using DMA	Х	Х	Х
Multiprocessor communication	Х	Х	Х
Synchronous mode	Х	Х	Х
Smartcard mode	Х	Х	Х
Single-wire half-duplex communication	Х	Х	Х
IrDA SIR ENDEC block	Х	Х	Х
LIN mode	Х	Х	Х
Dual clock domain and wakeup from Stop mode	Х	Х	Х
Receiver timeout interrupt	Х	Х	Х
Modbus communication	Х	Х	Х
Auto baud rate detection	Х	Х	Х
Driver Enable	Х	Х	Х

Table 8. STM32F373xx USART implementation

1. X = supported.





Figure 4. STM32F373xx LQFP100 pinout



Table 11. STM32F373xx	pin	definitions	(continued))
-----------------------	-----	-------------	-------------	---

Pi	in nun	nber	s					Pin functions		
LQFP100	UFBGA100	LQFP64	LQFP48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions	
67	D11	41	29	PA8	I/O	FT	-	SPI2_SCK/I2S2_CK, I2C2_SMBA, USART1_CK, TIM4_ETR, TIM5_CH1_ETR, MCO	-	
68	D10	42	30	PA9	I/O	FTf	-	SPI2_MISO/I2S2_MCK, I2C2_SCL, USART1_TX, TIM2_CH3, TIM15_BKIN, TIM13_CH1, TSC_G4_IO1	-	
69	C12	43	31	PA10	I/O	FTf	-	SPI2_MOSI/I2S2_SD, I2C2_SDA, USART1_RX, TIM2_CH4, TIM17_BKIN, TIM14_CH1, TSC_G4_IO2	-	
70	B12	44	32	PA11	I/O	FT	-	SPI2_NSS/I2S2_WS, SPI1_NSS/I2S1_WS, USART1_CTS, CAN_RX, TIM4_CH1, USB_DM, TIM5_CH2, COMP1_OUT	-	
71	A12	45	33	PA12	I/O	FT	-	SPI1_SCK/I2S1_CK, USART1_RTS, CAN_TX, USB_DP, TIM16_CH1, TIM4_CH2, TIM5_CH3, COMP2_OUT	-	
72	A11	46	34	PA13	I/O	FT	-	SPI1_MISO/I2S1_MCK, USART3_CTS, IR_OUT, TIM16_CH1N, TIM4_CH3, TIM5_CH4, TSC_G4_IO3, SWDIO-JTMS	-	
73	C11	47	35	PF6	I/O	FTf	-	SPI1_MOSI/I2S1_SD, USART3_RTS, TIM4_CH4, I2C2_SCL	-	
74	F11	-	-	VSS_3	S	-	(2)	Grou	nd	
75	G11	-	-	VDD_3	S	-	(2)	Digital powe	er supply	
-	-	48	36	PF7	I/O	FTf	-	I2C2_SDA, USART2_CK	-	
76	A10	49	37	PA14	I/O	FTf	-	I2C1_SDA, TIM12_CH1, TSC_G4_IO4, SWCLK-JTCK	-	



Bus	Boundary address	Size	Peripheral
	0x4800 1400 - 0x4800 17FF	1KB	GPIOF
	0x4800 1000 - 0x4800 13FF	1KB	GPIOE
	0x4800 0C00 - 0x4800 0FFF	1KB	GPIOD
ALIDZ	0x4800 0800 - 0x4800 0BFF	1KB	GPIOC
	0x4800 0400 - 0x4800 07FF	1KB	GPIOB
	0x4800 0000 - 0x4800 03FF	1KB	GPIOA
-	0x4002 4400 - 0x47FF FFFF	~128 MB	Reserved
	0x4002 4000 - 0x4002 43FF	1 KB	TSC
	0x4002 3400 - 0x4002 3FFF	3 KB	Reserved
	0x4002 3000 - 0x4002 33FF	1 KB	CRC
	0x4002 2400 - 0x4002 2FFF	3 KB	Reserved
	0x4002 2000 - 0x4002 23FF	1 KB	FLASH memory interface
ALIDI	0x4002 1400 - 0x4002 1FFF	3 KB	Reserved
	0x4002 1000 - 0x4002 13FF	1 KB	RCC
	0x4002 0800- 0x4002 0FFF	2 KB	Reserved
	0x4002 0400 - 0x4002 07FF	1 KB	DMA2
	0x4002 0000 - 0x4002 03FF	1 KB	DMA1
-	0x4001 6C00 - 0x4001 FFFF	37 KB	Reserved

Table 18. STM32F373xx	peripheral	register boundary	/ addresses ⁽¹⁾



6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 19: Voltage characteristics*, *Table 20: Current characteristics*, and *Table 21: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Min	Мах	Unit	
V _{DD} -V _{SS}	External main supply voltage (including $V_{DDA,}V_{DDSDx},V_{BAT}$ and $V_{DD})$	- 0.3	4.0		
V _{DD} -V _{DDA}	Allowed voltage difference for $V_{DD} > V_{DDA}$	-	0.4		
V _{DDSDx} – V _{DDA}	Allowed voltage difference for $V_{DDSDx} > V_{DDA}$	-	0.4		
V _{REFSD+} – V _{DDSD3}	Allowed voltage difference for $V_{REFSD+} > V_{DDSD3}$	-	0.4	v	
$V_{REF+} - V_{DDA}$	Allowed voltage difference for $V_{REF+} > V_{DDA}$	-	0.4		
V (2)	Input voltage on FT and FTf pins	V _{SS} - 0.3	V _{DD} + 4.0		
	Input voltage on TTa pins	V _{SS} - 0.3	4.0		
VIN Y	Input voltage on TC pins on SDADCx channels inputs ⁽³⁾	V _{SS} - 0.3	4.0		
	Input voltage on any other pin	V _{SS} - 0.3	4.0		
V _{SSX} - V _{SS}	Variations between all the different around size	-	50	mV	
V _{REFSD-} - V _{SSx}		-	50	mV	
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Section 6.3.12: Electrical sensitivity characteristics		-	

Table 19. Voltage characteristics⁽¹⁾

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

2. V_{IN} maximum must always be respected. Refer to *Table 20: Current characteristics* for the maximum allowed injected current values.

VDDSD12 is the external power supply for PB2, PB10, and PE7 to PE15 I/O pins (I/O ground pin is internally connected to V_{SS}). VDDSD3 is the external power supply for PB14 to PB15 and PD8 to PD15 I/O pins (I/O ground pin is internally connected to V_{SS}).

All main power (V_{DD} , V_{DDSD12} , V_{DDSD3} and V_{DDA}) and ground (V_{SS} , V_{SSSD} , and V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

The following relationship must be respected between V_{DDA} and V_{DD} : V_{DDA} must power on before or at the same time as V_{DD} in the power up sequence. V_{DDA} must be greater than or equal to V_{DD} .

The following relationship must be respected between V_{DDA} and V_{DDSD12}: V_{DDA} must power on before or at the same time as V_{DDSD12} or V_{DDSD3} in the power up sequence. V_{DDA} must be greater than or equal to V_{DDSD12} or V_{DDSD3}.

The following relationship must be respected between V_{DDSD12} and V_{DDSD3} : V_{DDSD3} must power on before or at the same time as V_{DDSD12} in the power up sequence. After power up (V_{DDSD12} > Vrefint = 1.2 V) V_{DDSD3} can be higher or lower than V_{DDSD12} .



On-chip peripheral current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input configuration.
- All peripherals are disabled unless otherwise mentioned.
- The given value is calculated by measuring the current consumption
 - with all peripherals clocked off;
 - with only one peripheral clocked on.
- Ambient operating temperature at 25°C and $V_{DD} = V_{DDA} = 3.3$ Volts.

Peripheral	Typical consumption ⁽¹⁾	Unit
AHB per	ripherals	-
BusMatrix ⁽²⁾	6.9	
DMA1	18.3	
DMA2	4.8	
CRC	2.6	
GPIOA	12.2	
GPIOB	11.9	
GPIOC	4.3	
GPIOD	12.0	
GPIOE	4.4	
GPIOF	3.7	
TSC	5.7	
APB2 pe	ripherals	
APB2-Bridge ⁽³⁾	4.2	μΑνινίι ιΖ
SYSCFG & COMP	2.8	
ADC1	17.7	
SPI1	12.3	
USART1	22.9	
TIM15	15.7	
TIM16	12.2	
TIM17	12.1	
TIM19	18.5	
SDAC1	10.8	
SDAC2	10.5	
SDAC3	10.3	

Table 36. Peripheral current consumption





Figure 12. High-speed external clock source AC timing diagram

Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in *Section 6.3.14*. However, the recommended clock input waveform is shown in *Figure 13*.

Symbol	Parameter ⁽¹⁾	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User External clock source frequency	-	-	32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage	-	0.7V _{DD}	-	V _{DD}	V
V _{LSEL}	OSC32_IN input pin low level voltage	-	V_{SS}	-	0.3V _{DD}	v
t _{w(LSEH)} t _{w(LSEL)}	OSC32_IN high or low time	-	450	-	-	ne
$t_{r(LSE)} t_{f(LSE)}$	OSC32_IN rise or fall time	-	-	-	50	10

Table 39. Low-speed external user clock characteristics

1. Guaranteed by design.



Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 41*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions ⁽¹⁾	Min ⁽²⁾	Тур	Max ⁽²⁾	Unit
		LSEDRV[1:0]=00 lower driving capability	-	0.5	0.9	
1		LSEDRV[1:0]= 10 medium low driving capability	-	-	1	
' DD		LSEDRV[1:0] = 01 medium high driving capability	-	-	1.3	μΑ
		LSEDRV[1:0]=11 higher driving capability	-	-	1.6	
		LSEDRV[1:0]=00 lower driving capability	5	-	-	
a	Oscillator	LSEDRV[1:0]= 10 medium low driving capability	8	-	-	
9m	transconductance	LSEDRV[1:0] = 01 medium high driving capability	15	-	-	μΑνν
		LSEDRV[1:0]=11 higher driving capability	25	-	-	
$t_{SU(LSE)}^{(3)}$	Startup time	V _{DD} is stabilized	-	2	-	s

Table 41. LSE oscillator characteristics (f_{LSE} = 32.768 kHz)

1. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

2. Guaranteed by design.

3. t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.





Figure 16. HSI oscillator accuracy characterization results

Low-speed internal (LSI) RC oscillator

Table 43. LSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI}	Frequency	30	40	60	kHz
t _{su(LSI)} ⁽²⁾	LSI oscillator startup time	-	-	85	μs
I _{DD(LSI)} ⁽²⁾	LSI oscillator power consumption	-	0.75	1.2	μA

1. V_{DDA} = 3.3 V, T_A = -40 to 105 °C unless otherwise specified.

2. Guaranteed by design.

6.3.9 PLL characteristics

The parameters given in *Table 44* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 22*.

	Table	44.	PLL	characteristics
--	-------	-----	-----	-----------------

Symbol	Doromotor		Value		Unit
Symbol	Falameter	Min	Тур	Max	Onit
f	PLL input clock ⁽¹⁾	1 ⁽²⁾	-	24 ⁽²⁾	MHz
'PLL_IN	PLL input clock duty cycle	40 ⁽²⁾	-	60 ⁽²⁾	%
f _{PLL_OUT}	PLL multiplier output clock	16 ⁽²⁾	-	72	MHz
t _{LOCK}	PLL lock time	-	_	200 ⁽²⁾	μs
Jitter	Cycle-to-cycle jitter	_	_	300 ⁽²⁾	ps

1. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by $f_{PLL_{OUT}}$.

2. Guaranteed by design.

DocID022691 Rev 7



6.3.14 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 52* are derived from tests performed under the conditions summarized in *Table 22*. All I/Os are CMOS and TTL compliant.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
		TC and TTa I/O	-	-	0.3V _{DD} +0.07 ⁽²⁾	
N	Low level input	FT and FTf I/O	-	-	0.475V _{DD} -0.2 ⁽²⁾	
VIL	voltage	BOOT0	-	-	0.3V _{DD} -0.3 ⁽²⁾	
		All I/Os except BOOT0 pin	-	-	0.3V _{DD}	V
		TC and TTa I/O	0.445V _{DD} +0.398 ⁽²⁾	-	-	v
V	High level input	FT and FTf I/O	0.5V _{DD+0.2} ⁽²⁾	-	-	
VIH	voltage	BOOT0	0.2V _{DD} +0.95 ⁽²⁾	-	-	
		All I/Os except BOOT0 pin	0.7V _{DD}	-	-	
		TC and TTa I/O	-	200 ⁽²⁾	-	
V _{hys}	Schmitt trigger	FT and FTf I/O	-	100 ⁽²⁾	-	mV
		BOOT0	-	300 ⁽²⁾	-	
		TC, FT and FTf I/O TTa in digital mode V _{SS} < V _{IN} < V _{DD}	-	-	±0.1	
I _{lka}	Input leakage	TTa in digital mode V _{DD} ≤ V _{IN} ≤V _{DDA}	-	-	1	μA
5		TTa in analog mode V _{SS} ≤V _{IN} ≤V _{DDA}	-	-	±0.2	
		FT and FTf I/O ⁽³⁾ V _{DD} ≤V _{IN} ≤5 V	-	-	10	
R _{PU}	Weak pull-up equivalent resistor ⁽⁴⁾	V _{IN} = V _{SS}	25	40	55	kO
R _{PD}	Weak pull-down equivalent resistor ⁽⁴⁾	V _{IN} = V _{DD}	25	40	55	K32
C _{IO}	I/O pin capacitance	-	-	5	-	pF

Table 52	. I/O stat	tic characteristi	cs ⁽¹⁾
----------	------------	-------------------	-------------------

 VDDSD12 is the external power supply for the PB2, PB10, and PE7 to PE15 I/O pins (the I/O pin ground is internally connected to VSS). VDDSD3 is the external power supply for PB14 to PB15 and PD8 to PD15 I/O pins (the I/O pin ground is internally connected to VSS). For those pins all V_{DD} supply references in this table are related to their given VDDSDx power supply.

2. Guaranteed by design.

3. Leakage could be higher than maximum value, if negative current is injected on adjacent pins.

4. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).



Symbol	Parameter	Min	Мах	Unit
t _{AF}	Maximum pulse width of spikes that are suppressed by the analog filter	50 ⁽²⁾	260 ⁽³⁾	ns

Table 57.	I ² C anal	og filter cha	racteristics ⁽¹⁾
-----------	-----------------------	---------------	-----------------------------

1. Guaranteed by design.

- 2. Spikes width below $t_{AF}(min)$ are filtered.
- 3. Spikes width above $t_{AF}(max)$ are not filtered.





1. Legend: Rs: Series protection resistors. Rp: Pull-up resistors. V_{DD_12C}: I2C bus supply.





Figure 24. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at $0.5V_{DD}$ level and with external C_L = 30 pF.



Symbol	Parameter	Conditions	Min	Мах	Unit
DuCy(SCK) ⁽¹⁾	I2S slave input clock duty cycle	Slave mode	30	70	%
f _{CK} ⁽¹⁾	I ² S clock frequency	Master mode (data: 16 bits, Audio frequency = 48 kHz)	1.528	1.539	MHz
^{1/1} c(CK)		Slave mode	0	12.288	
${t_{r(CK)}}^{(1)}_{t_{f(CK)}}$	I ² S clock rise and fall time	Capacitive load C _L = 30 pF	-	8	
t _{v(WS)} ⁽¹⁾	WS valid time	Master mode	4	-	
t _{h(WS)} ⁽¹⁾	WS hold time	Master mode	4	-	
t _{su(WS)} ⁽¹⁾	WS setup time	Slave mode	2	-	
t _{h(WS)} ⁽¹⁾	WS hold time	Slave mode	-	-	
t _{w(CKH)} ⁽¹⁾	I2S clock high time	Master f _{PCLK} = 16 MHz, audio	306	-	
t _{w(CKL)} ⁽¹⁾	I2S clock low time	frequency = 48 kHz	312	-	
t _{su(SD_MR)} ⁽¹⁾	Data input actur time	Master receiver	6	-	
t _{su(SD_SR)} ⁽¹⁾	Data input setup time	Slave receiver	3	-	ns
t _{h(SD_MR)} ⁽¹⁾	Dete insut held time	Master receiver	1.5	-	
t _{h(SD_SR)} ⁽¹⁾		Slave receiver	1.5	-	
t _{v(SD_ST)} ⁽¹⁾	Data output valid time	Slave transmitter (after enable edge)	-	16	
t _{h(SD_ST)} ⁽¹⁾	Data output hold time	Slave transmitter (after enable edge)	16	-	-
t _{v(SD_MT)} ⁽¹⁾	Data output valid time	Master transmitter (after enable edge)	-	2	
t _{h(SD_MT)} ⁽¹⁾	Data output hold time	Master transmitter (after enable edge)	0	-	

Table 59. I²S characteristics

1. Guaranteed by characterization results.



6.3.19 Comparator characteristics

Symbol	Parameter	Conditio	ons	Min	Тур	Max ⁽¹⁾	Unit
V _{DDA}	Analog supply voltage	-		2	-	3.6	V
V _{IN}	Comparator input voltage range	-		0	-	V _{DDA}	V
V _{BG}	V _{REFINT} scaler input voltage	-		-	1.2	-	V
V _{SC}	V _{REFINT} scaler offset voltage	-		-	±5	±10	mV
t _{s sc}	Scaler startup time	First V _{REFINT} scaler acti power c	vation after device	-	-	1000 ⁽²⁾	ms
	nom power down	Next activa	itions			0.2	
t _{START}	Comparator startup time	Startup time to reach p specificat	ropagation delay tion	-	-	60	μs
		Ultra-low pow	er mode	-	2	4.5	
	Propagation delay for	Low power	mode	-	0.7	1.5	μs
	200 mV step with 100 mV	Medium powe	er mode	-	0.3	0.6	
	overdrive	High speed mode	$V_{DDA} \ge 2.7 V$	-	50	100	200
+		riigh speed mode	V _{DDA} < 2.7 V	-	100	240	115
۲D		Ultra-low pow	er mode	-	2	7	
	Propagation delay for full	Low power	mode	-	0.7	2.1	μs
	range step with 100 mV	Medium powe	er mode	-	0.3	1.2	
	overdrive	High speed mode	$V_{DDA} \ge 2.7 V$	-	90	180	ne
		riigh speed mode	V _{DDA} < 2.7 V	-	110	300	113
V _{offset}	Comparator offset error	-		-	±4	±10	mV
dV _{offset} /dT	Offset error temperature coefficient	-		-	18	-	µV/°C
		Ultra-low powe	er mode	-	1.2	1.5	
	COMP current	Low power	mode	-	3	5	
^I DD(COMP)	consumption	Medium powe	er mode	-	10	15	μA
		High speed	mode	-	75	100	

Table 64. Comparator characteristics



Symbol	Parameter	Conditio	ons	Min	Тур	Max ⁽¹⁾	Unit
		No hysteresis (COMPxHYST[1:0]=00)	-	-	0	-	
		Low hystorosis	High speed mode	3		13	
		(COMPxHYST[1:0]=01)	All other power modes	5	8	10	
V _{hys}	Comparator hysteresis	Madium hystorasia	High speed mode	7		26	mV
		(COMPxHYST[1:0]=10)	All other power modes	9	15	19	
		High hystoresis	High speed mode	18		49	
		(COMPxHYST[1:0]=11)	All other power modes	19	31	40	

|--|

1. Guaranteed by design.

2. For more details and conditions see Figure 30: Maximum VREFINT scaler startup time from power down







6.3.23 USB characteristics

Symbol	Parameter	Мах	Unit
t _{STARTUP} ⁽¹⁾	USB transceiver startup time	1	μs

1. Guaranteed by design.

Symbol	Parameter	Conditions	Min. ⁽¹⁾	Max. ⁽¹⁾	Unit			
Input levels								
V _{DD}	USB operating voltage ⁽²⁾	-	3.0 ⁽³⁾	3.6	V			
V _{DI} ⁽⁴⁾	Differential input sensitivity (for USB compliance)	I(USB_DP, USB_DM)	0.2	-				
V _{CM} ⁽⁴⁾	Differential common mode range	Includes V _{DI} range	0.8	2.5	V			
$V_{SE}^{(4)}$	Single ended receiver threshold	-	1.3	2.0				
Output levels								
V _{OL}	Static output level low	${\sf R}_{\sf L}$ of 1.5 k\Omega to 3.6 V $^{(5)}$	-	0.3	V			
V _{OH}	Static output level high	${\sf R}_{\sf L}$ of 15 ${\sf k}\Omega$ to ${\sf V}_{\sf SS}{}^{(5)}$	2.8	3.6	6 ^v			
	1							

Table 72. USB DC electrical characteristics

1. All the voltages are measured from the local ground potential.

2. To be compliant with the USB 2.0 full-speed electrical specification, the USB_DP (D+) pin should be pulled up with a 1.5 k Ω resistor to a 3.0-to-3.6 V voltage range.

3. The STM32F3xxx USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics which are degraded in the 2.7-to-3.0 V V_{DD} voltage range.

4. Guaranteed by design.

5. R_L is the load connected on the USB drivers



Using the values obtained in *Table 81* T_{Jmax} is calculated as follows:

- For LQFP100, 46°C/W
- T_{Jmax} = 115 °C + (46°C/W × 98.8 mW) = 115 °C + 4.54 °C = 119.5 °C

This is within the range of the suffix 7 version parts (–40 < T_J < 125 °C).

In this case, parts must be ordered at least with the temperature range suffix 7 (see *Section 8: Part numbering*).







07-Sep-2012 2 cmtdl 2 cmtdl 2 cmtdl 2 cmtdl 3 cmtdl
Added crystal EPSON-TOYOCOM bullet under <i>Typical</i> <i>current consumption</i> Modified <i>Figure 9: Power supply scheme</i>

Table 83	. Document	revision	history	(continued)
----------	------------	----------	---------	-------------

