E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	DMA, I ² S, POR, PWM, WDT
Number of I/O	84
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 1x12b, 3x16b; D/A 3x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f373vbt6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 49.	ESD absolute maximum ratings
Table 50.	Electrical sensitivities
Table 51.	I/O current injection susceptibility
Table 52.	I/O static characteristics
Table 53.	Output voltage characteristics
Table 54.	I/O AC characteristics
Table 55.	NRST pin characteristics
Table 56.	I2C characteristics
Table 57.	I ² C analog filter characteristics
Table 58.	SPI characteristics
Table 59.	I ² S characteristics
Table 60.	ADC characteristics
Table 61.	R _{SRC} max for f _{ADC} = 14 MHz
Table 62.	ADC accuracy
Table 63.	DAC characteristics
Table 64.	Comparator characteristics
Table 65.	Temperature sensor calibration values
Table 66.	TS characteristics
Table 67.	V _{BAT} monitoring characteristics
Table 68.	TIMx characteristics
Table 69.	IWDG min/max timeout period at 40 kHz (LSI) 106
Table 70.	WWDG min-max timeout value @72 MHz (PCLK)
Table 71.	USB startup time
Table 72.	USB DC electrical characteristics
Table 73.	USB: Full-speed electrical characteristics
Table 74.	SDADC characteristics
Table 75.	VREFSD+ pin characteristics
Table 76.	UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array
	package mechanical data
Table 77.	UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)
Table 78.	LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package
	mechanical data
Table 79.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat
	package mechanical data
Table 80.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package
	mechanical data
Table 81.	Package thermal characteristics
Table 82.	Ordering information scheme
Table 83.	Document revision history



1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F373xx microcontrollers.


This STM32F373xx datasheet should be read in conjunction with the RM0313 reference manual. The reference manual is available from the STMicroelectronics website www.st.com.

For information on the Cortex[®]-M4 with FPU core, please refer to:

- Cortex[®]-M4 with FPU Technical Reference Manual, available from www.arm.com.
- STM32F3xxx and STM32F4xxx Cortex[®]-M4 programming manual (PM0214) available from <u>www.st.com</u>.







1. AF: alternate function on I/O pins.

DocID022691 Rev 7



3.13 **16-bit sigma delta analog-to-digital converters (SDADC)**

Three 16-bit sigma-delta analog-to-digital converters are embedded in the STM32F373xx. They have up to two separate supply voltages allowing the analog function voltage range to be independent from the STM32F373xx power supply. They share up to 21 input pins which may be configured in any combination of single-ended (up to 21) or differential inputs (up to 11).

The conversion speed is up to 16.6 ksps for each SDADC when converting multiple channels and up to 50 ksps per SDADC if single channel conversion is used. There are two conversion modes: single conversion mode or continuous mode, capable of automatically scanning any number of channels. The data can be automatically stored in a system RAM buffer, reducing the software overhead.

A timer triggering system can be used in order to control the start of conversion of the three SDADCs and/or the 12-bit fast ADC. This timing control is very flexible, capable of triggering simultaneous conversions or inserting a programmable delay between the ADCs.

Up to two external reference pins (VREFSD+, VREFSD-) and an internal 1.2/1.8 V reference can be used in conjunction with a programmable gain (x0.5 to x32) in order to fine-tune the input voltage range of the SDADC. VREFSD - pin is used as negative signal reference in case of single-ended input mode.

3.14 Digital-to-analog converter (DAC)

The devices feature two 12-bit buffered DACs with three output channels that can be used to convert three digital signals into three analog voltage signal outputs. The internal structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This digital Interface supports the following features:

- Two DAC converters with three output channels:
 - DAC1 with two output channels
 - DAC2 with one output channel.
- 8-bit or 10-bit monotonic output
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation (DAC1 only)
- Triangular wave generation (DAC1 only)
- Dual DAC channel independent or simultaneous conversions (DAC1 only)
- DMA capability for each channel
- External triggers for conversion



3.17 Timers and watchdogs

The STM32F373xx includes two 32-bit and nine 16-bit general-purpose timers, three basic timers, two watchdog timers and a SysTick timer. The table below compares the features of the advanced control, general purpose and basic timers.

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complementary outputs
General- purpose	TIM2 TIM5	32-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	4	0
General- purpose	TIM3, TIM4, TIM19	16-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	4	0
General- purpose	TIM12	16-bit	Up	Any integer between 1 and 65536	No	2	0
General- purpose	TIM15	16-bit	Up	Any integer between 1 and 65536	Yes	2	1
General- purpose	TIM13, TIM14	16-bit	Up	Any integer between 1 and 65536	No	1	0
General- purpose	TIM16, TIM17	16-bit	Up	Any integer between 1 and 65536	Yes	1	1
Basic	TIM6, TIM7, TIM18	16-bit	Up	Any integer between 1 and 65536	Yes	0	0

 Table 5. Timer feature comparison



• Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 40 kHz)
- The high-speed external clock divided by 32

3.19 Inter-integrated circuit interface (I²C)

Two I²C bus interfaces can operate in multimaster and slave modes. They can support standard (up to 100 kHz), fast (up to 400 kHz) and fast mode + (up to 1 MHz) modes with 20 mA output drive. They support 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask). They also include programmable analog and digital noise filters.

-	Analog filter	Digital filter
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I ² C peripheral clocks
Benefits	Available in Stop mode	 Extra filtering capability vs. standard requirements. Stable length
Drawbacks	Variations depending on temperature, voltage, process Wakeup from Stop on address match is not available when d filter is enabled	

Table 6. Comparison of I²C analog and digital filters

In addition, they provide hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeout verifications and ALERT protocol management. They also have a clock domain independent from the CPU clock, allowing the application to wake up the MCU from Stop mode on address match.

The I²C interfaces can be served by the DMA controller

Refer to Table 7 for the differences between I2C1 and I2C2.

Table 7.	STM32F373xx	I ² C im	plementation
----------	-------------	---------------------	--------------

l ² C features ⁽¹⁾	I2C1	I2C2
7-bit addressing mode	Х	Х
10-bit addressing mode	Х	Х
Standard mode (up to 100 kbit/s)	Х	Х
Fast mode (up to 400 kbit/s)	Х	Х
Fast Mode Plus with 20mA output drive I/Os (up to 1 Mbit/s)	Х	Х
Independent clock	Х	Х



47/137

Table 17. Alternate functions for port PF AF0 AF2 AF3 AF4 Pin Name AF1 AF5 AF6 AF7 PF0 I2C2_SDA -------PF1 -I2C2_SCL ------PF2 EVENTOUT I2C2 SMBA ------PF4 EVENTOUT -------PF6 EVENTOUT TIM4_CH4 I2C2_SCL SPI1_MOSI/I2S1_SD USART3_RTS ---PF7 EVENTOUT I2C2 SDA USART2 CK -----PF9 EVENTOUT TIM14_CH1 ------PF10 EVENTOUT -------

6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 19: Voltage characteristics*, *Table 20: Current characteristics*, and *Table 21: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Min	Мах	Unit
V _{DD} -V _{SS}	External main supply voltage (including $V_{DDA,}V_{DDSDx},V_{BAT}$ and $V_{DD})$	- 0.3	4.0	
V _{DD} –V _{DDA}	Allowed voltage difference for $V_{DD} > V_{DDA}$	-	0.4	
V _{DDSDx} – V _{DDA}	Allowed voltage difference for $V_{DDSDx} > V_{DDA}$	-	0.4	
V _{REFSD+} – V _{DDSD3}	Allowed voltage difference for $V_{REFSD+} > V_{DDSD3}$	-	0.4	
V _{REF+} – V _{DDA}	Allowed voltage difference for V _{REF+} > V _{DDA}	-	0.4	
	Input voltage on FT and FTf pins	V _{SS} - 0.3	V _{DD} + 4.0	
V _{IN} ⁽²⁾	Input voltage on TTa pins	V _{SS} - 0.3	4.0	
VIN Y	Input voltage on TC pins on SDADCx channels inputs ⁽³⁾	V _{SS} - 0.3	4.0	
	Input voltage on any other pin	V _{SS} - 0.3	4.0	
V _{SSX} - V _{SS}	Variations between all the different around nine	-	50	mV
Variations between all the different ground pins		-	50	mV
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Section Electrical set characteristi	nsitivity	-

Table 19. Voltage characteristics⁽¹⁾

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

2. V_{IN} maximum must always be respected. Refer to *Table 20: Current characteristics* for the maximum allowed injected current values.

VDDSD12 is the external power supply for PB2, PB10, and PE7 to PE15 I/O pins (I/O ground pin is internally connected to V_{SS}). VDDSD3 is the external power supply for PB14 to PB15 and PD8 to PD15 I/O pins (I/O ground pin is internally connected to V_{SS}).

All main power (V_{DD} , V_{DDSD12} , V_{DDSD3} and V_{DDA}) and ground (V_{SS} , V_{SSSD} , and V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

The following relationship must be respected between V_{DDA} and V_{DD}: V_{DDA} must power on before or at the same time as V_{DD} in the power up sequence. V_{DDA} must be greater than or equal to V_{DD}.

The following relationship must be respected between V_{DDA} and V_{DDSD12}: V_{DDA} must power on before or at the same time as V_{DDSD12} or V_{DDSD3} in the power up sequence. V_{DDA} must be greater than or equal to V_{DDSD12} or V_{DDSD3}.

The following relationship must be respected between V_{DDSD12} and V_{DDSD3} : V_{DDSD3} must power on before or at the same time as V_{DDSD12} in the power up sequence. After power up (V_{DDSD12} > Vrefint = 1.2 V) V_{DDSD3} can be higher or lower than V_{DDSD12} .



All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 22*.

Symbol	Parameter	Conditions	Typ @V _{DD} = V _{DDA}					Max	Unit
	Farameter		= 2.0 V	= 2.4 V	= 2.7 V	= 3 V	= 3.3 V	-	onit
t _{WUSTOP}	Wakeup from Stop	Regulator in run mode	4.1	3.9	3.8	3.7	3.6	4.5	
	mode	Regulator in low power mode	7.9	6.7	6.1	5.7	5.4	8.6	μs
t _{WUSTANDB} Y	Wakeup from Standby mode	LSI and IWDG off	62.6	53.7	49.2	45.7	42.7	100	
Wakoun from Sloop		After WFE instruction	6					CPU clock cycles	

Table 37. L	Low-power mode wakeup timings
-------------	-------------------------------

6.3.7 External clock source characteristics

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in *Section 6.3.14*. However, the recommended clock input waveform is shown in *Figure 12*.

Symbol	Parameter ⁽¹⁾	Conditions	Min	Тур	Мах	Unit	
	User external clock source	CSS is on or PLL is used	1	8	32	MHz	
f _{HSE_ext}	frequency	CSS is off, PLL not used	0	0	52		
V _{HSEH}	OSC_IN input pin high level voltage	-	0.7 V _{DD}	-	V _{DD}	v	
V _{HSEL}	OSC_IN input pin low level voltage	-	V_{SS}	-	0.3 V _{DD}	v	
t _{w(HSEH)} t _{w(HSEL)}	OSC_IN high or low time	-	15	-	-	ns	
t _{r(HSE)} t _{f(HSE)}	OSC_IN rise or fall time	-	-	_	20	115	

Table 38	. High-speed	external	user clock	characteristics
----------	--------------	----------	------------	-----------------

1. Guaranteed by design.



6.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 47*. They are based on the EMS levels and classes defined in application note AN1709.

	Symbol	Parameter	Conditions	Level/ Class
	V _{FESD} Voltage limits to be applied of any I/O pint to induce a functional disturbance Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS}		V_{DD} = 3.3 V, LQFP100, T _A = +25 °C, f _{HCLK} = 72 MHz conforms to IEC 61000-4-2	3B
			V_{DD} = 3.3 V, LQFP100, T _A = +25 °C, f _{HCLK} = 72 MHz conforms to IEC 61000-4-4	4A

Table	47.	EMS	charac	teristics
IUNIO			onarao	

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations


The software flowchart must include the management of runaway conditions such as:


- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials


Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.











1. Measurement points are done at $0.5V_{DD}$ level and with external C_L = 30 pF






Figure 24. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at $0.5V_{DD}$ level and with external C_L = 30 pF.



6.3.18 DAC electrical specifications

Symbol	Parameter		Conditions		Тур	Мах	Unit
V _{DDA}	Analog supply voltage	-		2.4	-	3.6	V
V _{REF+}	Reference supply voltage	V_{REF+} must always be below V_{DDA}		2.4	-	3.6	V
V _{SSA}	Ground	-		0	-	0	V
- (1)		DAC Connected to V _{SSA} output buffer ON Connected to V _{DDA}		5	-	-	
R _{LOAD} ⁽¹⁾	Resistive load			25	-	-	kΩ
$R_0^{(1)}$	Output Impedance	DAC output	t buffer OFF	-	-	15	kΩ
C _{LOAD} ⁽¹⁾	Capacitive load		apacitive load at DAC_OUT he buffer is ON).	-	-	50	pF
DAC_OUT min ⁽¹⁾	Lower DAC_OUT voltage with buffer ON	It gives the maximum output excursion of the DAC. It corresponds to 12-bit input code		0.2	-	-	V
DAC_OUT max ⁽¹⁾	Higher DAC_OUT voltage with buffer ON	(0x0E0) to (0xF1C) at V _{REF+} = 3.6 V and (0x155) and (0xEAB) at V _{REF+} = 2.4 V			-	V _{DDA} – 0.2	V
DAC_OUT min ⁽¹⁾	Lower DAC_OUT voltage with buffer OFF	It gives the maximum output excursion of the DAC.			0.5	-	mV
DAC_OUT max ⁽¹⁾	Higher DAC_OUT voltage with buffer OFF				-	V _{REF+} – 1LSB	V
I _{DDVREF+} ⁽³⁾	DAC DC current consumption in quiescent mode (Standby mode)	With no load, worst code (0xF1C) at V_{REF+} = 3.6 V in terms of DC consumption on the inputs			-	220	μA
	DAC DC current	With no loa the inputs	With no load, middle code (0x800) on the inputs		-	380	μA
I _{DDA} ⁽³⁾	consumption in quiescent mode ⁽²⁾	With no load, worst code (0xF1C) at $V_{REF+} = 3.6$ V in terms of DC consumption on the inputs		-	-	480	μA
DNL ⁽³⁾	Differential non linearity Difference between two	Given for th configuration	en for the DAC in 10-bit figuration		-	± 0.5	LSB
	consecutive code-1LSB)	Given for the DAC in 12-bit configuration		-	-	± 2	LSB
	Integral non linearity (difference between	Given for th configuration	ne DAC in 10-bit on	-	-	± 1	LSB
INL ⁽³⁾	measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023)	Given for th configuratic	ne DAC in 12-bit on	-	-	± 4	LSB


Table 63. DAC characteristics




Symbol	Parameter	Conditio	ons	Min	Тур	Max ⁽¹⁾	Unit
		No hysteresis (COMPxHYST[1:0]=00)	-	-	0	-	
			High speed mode	3		13	mV
		Low hysteresis (COMPxHYST[1:0]=01)	All other power modes	5	8	10	
V _{hys}	Comparator hysteresis		High speed mode	7		26	
		Medium hysteresis (COMPxHYST[1:0]=10)	All other power modes	9	15	19	
			High speed mode	18		49	
		High hysteresis (COMPxHYST[1:0]=11)	All other power modes	19	31	40	

1. Guaranteed by design.

2. For more details and conditions see Figure 30: Maximum VREFINT scaler startup time from power down







6.3.23 USB characteristics

Table 71. USB startup time	
----------------------------	--

Symbol	Parameter	Мах	Unit
t _{STARTUP} ⁽¹⁾	USB transceiver startup time	1	μs

1. Guaranteed by design.

Symbol	Parameter	Min. ⁽¹⁾	Max. ⁽¹⁾	Unit				
Input leve	els							
V_{DD}	USB operating voltage ⁽²⁾	-	3.0 ⁽³⁾	3.6	V			
V _{DI} ⁽⁴⁾	Differential input sensitivity (for USB compliance)	I(USB_DP, USB_DM)	0.2	-				
V _{CM} ⁽⁴⁾	Differential common mode range	Includes V _{DI} range	0.8	2.5	V			
$V_{SE}^{(4)}$	Single ended receiver threshold	-	1.3	2.0				
Output le	vels							
V _{OL}	Static output level low	${\sf R}_{\sf L}$ of 1.5 k Ω to 3.6 ${\sf V}^{(5)}$	-	0.3	v			
V _{OH}	Static output level high	${\sf R}_{\sf L}$ of 15 ${\sf k}\Omega$ to ${\sf V}_{\sf SS}{}^{(5)}$	2.8	3.6				
			•	•	•			

Table 72. USB DC electrical characteristics

1. All the voltages are measured from the local ground potential.

2. To be compliant with the USB 2.0 full-speed electrical specification, the USB_DP (D+) pin should be pulled up with a 1.5 k Ω resistor to a 3.0-to-3.6 V voltage range.

3. The STM32F3xxx USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics which are degraded in the 2.7-to-3.0 V V_{DD} voltage range.

4. Guaranteed by design.

5. R_L is the load connected on the USB drivers



Symbol	millimeters			inches ⁽¹⁾				
	Min.	Тур.	Max.	Min.	Тур.	Max.		
D	6.950	7.000	7.050	0.2736	0.2756	0.2776		
D1	5.450	5.500	5.550	0.2146	0.2165	0.2185		
E	6.950	7.000	7.050	0.2736	0.2756	0.2776		
E1	5.450	5.500	5.550	0.2146	0.2165	0.2185		
е	-	0.500	-	-	0.0197	-		
F	0.700	0.750	0.800	0.0276	0.0295	0.0315		
ddd	-	-	0.100	-	-	0.0039		
eee	-	-	0.150	-	-	0.0059		
fff	-	-	0.050	-	-	0.0020		

Table 76. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid arraypackage mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 33. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package recommended footprint




Table 77. UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)

Dimension	Recommended values
Pitch	0.5
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.280 mm
Stencil thickness	Between 0.100 mm and 0.125 mm






Figure 36. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat recommended footprint

1. Dimensions are expressed in millimeters.

Device marking for LQFP100

The following figure gives an example of topside marking orientation versus pin 1 identifier location.





Figure 37. LQFP100 marking example (package top view)

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



7.4 LQFP48 package information

Figure 41. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline



1. Drawing is not to scale.



8 Part numbering

For a list of available options (memory, package, and so on) or for further information on any aspect of this device, please contact your nearest ST sales office.

Table 82. Ordering inf	formation scheme
------------------------	------------------

Example:	STM32	F	373	R	8	Т	6	2
Device family								
STM32 = ARM-based 32-bit microcontroller								
Product type								
F = General-purpose								
Sub-family								
373 = STM32F373xx								
Pin count								
C = 48 pins								
R = 64 pins								
V = 100 pins								
Code size								
8 = 64 Kbytes of Flash memory								
B = 128 Kbytes of Flash memory								
C = 256 Kbytes of Flash memory								
Package								
T = LQFP								
H = BGA								
Temperature range								
6 = Industrial temperature range, -40 to 85 °C								
7 = Industrial temperature range, –40 to 105 $^\circ\text{C}$								
2 //								

Options

xxx = programmed parts

TR = tape and reel



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved



DocID022691 Rev 7