

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

2 0 0 0 0 0	
Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	40MHz
Connectivity	EBI/EMI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	36
Program Memory Size	40KB (40K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/sst89e58rd2-40-i-tqje

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Not Recommended for New Designs

Expanded Data RAM Addressing

The SST89E/V5xRDxA both have the capability of 1K of RAM. See Figure 7.

The device has four sections of internal data memory:

- 1. The lower 128 Bytes of RAM (00H to 7FH) are directly and indirectly addressable.
- 2. The higher 128 Bytes of RAM (80H to FFH) are indirectly addressable.
- 3. The special function registers (80H to FFH) are directly addressable only.
- 4. The expanded RAM of 768 Bytes (00H to 2FFH) is indirectly addressable by the move external instruction (MOVX) and clearing the EXTRAM bit. (See "Auxiliary Register (AUXR)" in Section , "Special Function Registers")

Since the upper 128 bytes occupy the same addresses as the SFRs, the RAM must be accessed indirectly. The RAM and SFRs space are physically separate even though they have the same addresses.

When instructions access addresses in the upper 128 bytes (above 7FH), the MCU determines whether to access the SFRs or RAM by the type of instruction given. If it is indirect, then RAM is accessed. If it is direct, then an SFR is accessed. See the examples below.

Indirect Access:

MOV@R0, #data; R0 contains 90H

Register R0 points to 90H which is located in the upper address range. Data in "#data" is written to RAM location 90H rather than port 1.

Direct Access:

MOV90H, #data; write data to P1

Data in "#data" is written to port 1. Instructions that write directly to the address write to the SFRs.

To access the expanded RAM, the EXTRAM bit must be cleared and MOVX instructions must be used. The extra 768 bytes of memory is physically located on the chip and logically occupies the first 768 bytes of external memory (addresses 000H to 2FFH).

When EXTRAM = 0, the expanded RAM is indirectly addressed using the MOVX instruction in combination with any of the registers R0, R1 of the selected bank or DPTR. Accessing the expanded RAM does not affect ports P0, P3.6 (WR#), P3.7 (RD#), or P2. With EXTRAM = 0, the expanded RAM can be accessed as in the following example.

Expanded RAM Access (Indirect Addressing only):

MOVX@DPTR, A; DPTR contains 0A0H

DPTR points to 0A0H and data in "A" is written to address 0A0H of the expanded RAM rather than external memory. Access to external memory higher than 2FFH using the MOVX instruction will access external memory (0300H to FFFFH) and will perform in the same way as the standard 8051, with P0 and P2 as data/address bus, and P3.6 and P3.7 as write and read timing signals.

When EXTRAM = 1, MOVX @Ri and MOVX @DPTR will be similar to the standard 8051. Using MOVX @Ri provides an 8-bit address with multiplexed data on Port 0. Other output port pins can be used to output higher order address bits. This provides external paging capabilities. Using MOVX

Not Recommended for New Designs

Location	7	6	5	4	3	2	1	0	Reset Value			
85H			Wa	atchdog Tim	er Data/Re	load	•		00H			
Symbol	F	unction										
WDTD	lı	nitial/Reloa	d value ir	Watchdog	g Timer. N	ew value v	won't be e	ffective u	ntil WDT is			
	S	et.		-	-							
CA Timer/Counter Cont	ol Pogi	stor1 (CCC										
Location	7		5	4	3	2	1	0	Reset Value			
D8H	CF	CR	-	CCF4	CCF3	CCF2	CCF1	CCF0				
Don	1. Bit add			0014	0010	0012						
Currence of	-											
Symbol		Function PCA Counter Overflow Flag										
CF				•								
		Set by hardware when the counter rolls over. CF flags an interrupt if bit ECF in CMOD is set. CF may be set by either hardware or software, but can only cleared by										
		oftware.	et. CF may	/ be set by	eitner naro	aware or s	offware, b	ut can on	ly cleared b			
	-		_									
CR		CA Count										
		-		n the PCA	counter o	n. Must be	e cleared t	by softwar	re to turn the			
		CA counte										
-		•	-	served for f								
				e '1's to reser								
CCF4				ıpt flag. Se	t by hardw	are when	a match o	or capture	occurs.			
	N	lust be cle	ared by s	oftware.								
CCF3				ıpt flag. Se	t by hardw	vare when	a match o	or capture	occurs.			
	Ν	lust be cle	ared by s	oftware.								
CCF2				ıpt flag. Se	t by hardw	are when	a match o	or capture	occurs.			
	Ν	/lust be cle	ared by s	oftware.								
CCF1	F	CA Modul	e 1 interru	ıpt flag. Se	t by hardw	are when	a match o	or capture	occurs.			
CCF1		PCA Modul /lust be cle			t by hardw	are when	a match o	or capture	occurs.			
CCF1 CCF0	Ν	lust be cle	ared by s		-							

Not Recommended for New Designs

PCA Compare/Capture Module Mode Register¹ (CCAPMn)

omparo, capturo n		ao nogio									
Location	7	6	5	4	3	2	1	0	Reset Value		
DAH	-	ECOM0	CAPP0	CAPN0	MAT0	TOG0	PWM0	ECCF0	00xxx000b		
DBH	-	ECOM1	CAPP1	CAPN1	MAT1	TOG1	PWM1	ECCF1	00xxx000b		
DCH	-	ECOM2	CAPP2	CAPN2	MAT2	TOG2	PWM2	ECCF2	00xxx000b		
DDH	-	ECOM3	CAPP3	CAPN3	MAT3	TOG3	PWM3	ECCF3	00xxx000b		
DEH	-	ECOM4	CAPP4	CAPN4	MAT4	TOG4	PWM4	ECCF4	00xxx000b		
	1. Not bit a	addressable		•		•					
Symbol	Fu	unction									
-	N	ot impleme	ented, rese	erved for f	uture use.						
	No	ote: User sho	uld not write	1's to reser	ved bits. The	e value read	from a reser	ved bit is ind	eterminate.		
ECOMn		hable Com									
		Disables t									
		Enables t		rator funct	ion						
CAPPn		Capture Positive 0: Disables positive edge capture on CEX[4:0]									
		0: Disables positive edge capture on CEX[4:0] 1: Enables positive edge capture on CEX[4:0]									
CAPNn		Capture Negative									
CALINI		Disables I	,	dae captu	ire on CEX	([4:0]					
		Enables r									
MATn	М	atch: Set E	ECOM[4:0] and MAT	[4:0] to im	nplement t	he softwai	re timer m	ode		
		Disables									
								oture regis	ster causes		
		e CCFn bi		I to be set,	, flagging a	an interrup	DT.				
TOGn		oggle Disables t	ogalo fun	otion							
					vith this m	odule's co	mpare/ca	oture regis	ster causes		
		e the CEX					inpaio, ca	otare regic			
PWMn	Pu	ulse Width	Modulatio	on mode							
	0:	Disables	PWM mod	le							
	1:	Enables (CEXn pin t	o be used	as a puls	e width mo	odulated o	utput			
ECCFn		hable CCF									
		Disables of terrupt req		apture flag	g CCF[4:0) in the CO	CON regis	ter to gene	erate an		
		Enables c		apture flag	g CCF[4:0]] in the CC	ON regist	er to gene	rate an		
	in	terrupt req	uest.								

Not Recommended for New Designs

SPI Control Register (SP	CR)								_			
Location	7	6	5	4	3	2	1	0	Reset Value			
D5H	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	00H			
Symbol	Fu	inction	DORD MSTR CPOL CPHA SPR1 SPR0 00H E and ES are set to one, SPI interrupts are enabled. 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 7 6 7									
SPIE	lf	both SPIE	and ES a	re set to o	ne, SPI in	terrupts ai	re enablec	ł.				
SPE	0: 1:	PI enable I Disables Enables S I.7.	SPI.	onnects SS	S#, MOSI,	MISO, an	d SCK to _I	pins P1.4,	P1.5, P1.6,			
DORD	0:	MSB first	in data tra	insmissior								
MSTR	0:		lave mode									
CPOL	0:		ty w when id gh when id	•	• •							
CPHA	re 0:	lationship Shift trigg	e control b between r ered on th ered on th	naster and e leading	d slave. Se edge of th	ee Figures e clock.			ck and data			
SPR1, SP	cc	nfigured a	ate Select is master. K and the	SPR1 and	I SPR0 ha	ve no effe	ct on the s	lave. The	evice relationship			

SPR1	SPR0	SCK = f _{OSC} divided by
0	0	4
0	1	16
1	0	64
1	1	128

SPI Status Register (SPSR)

Location	7	6	5	4	3	2	1	0	Reset Value
AAH	SPIF	WCOL	-	-	-	-	-	-	00xxxxxxb
Symbol	Fu	unction							
SPIF	Up If S		etion of da nd ES =1,	an interru	r, this bit is ıpt is then				
WCOL	Se	rite Collisi et if the SF his bit is clo	l data reg		itten to dui	ring data t	ransfer.		

Not Recommended for New Designs

Location 7 6 5 4 3 2 1 0 Reset Value 86H SPDR[7:0] SPDR[7:0] 00H 0H 0H	
86H SPDR[7:0] 00H	Value
	Н
Power Control Register (PCON)	
Location 7 6 5 4 3 2 1 0 Reset Val	Value
87H SMOD1 SMOD0 BOF POF GF1 GF0 PD IDL 0001000	000b
Symbol Function	
SMOD1 Double Baud rate bit. If SMOD1 = 1, Timer 1 is used to generate the baud rate, and	, and
the serial port is used in modes 1, 2, and 3.	
SMOD0 FE/SM0 Selection bit. 0: SCON[7] = SM0	
1: SCON[7] = FE,	
BOF Brown-out detection status bit, this bit will not be affected by any other reset. BOF	OF
should be cleared by software. Power-on reset will also clear the BOF bit.	
0: No brown-out. 1: Brown-out occurred	
POF Power-on reset status bit, this bit will not be affected by any other reset. POF should be affected by any other reset.	hould
be cleared by software.	louiu
0: No Power-on reset.	
1: Power-on reset occurred	
GF1 General-purpose flag bit.	
GF0 General-purpose flag bit.	
PD Power-down bit, this bit is cleared by hardware after exiting from power-down mod	node.
0: Power-down mode is not activated. 1: Activates Power-down mode.	
IDL Idle mode bit, this bit is cleared by hardware after exiting from idle mode.	
0: Idle mode is not activated.	
1: Activates idle mode.	

Not Recommended for New Designs

		(-		
Location	7	6	5	4	3	2	1	0	Reset Value		
C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2#	CP/ RL2#	00Н		
Symbol	Fu	unction									
TF2			•		imer 2 ove RCLK or T		must be c	leared by	software.		
EXF2	tra ca	ansition or ause the C	T2EX and PU to vec	d EXEN2 =	= 1. When Timer 2 int	Timer 2 in errupt rou	itine. EXF2	enabled, E 2 must be	negative EXF2 = 1 will cleared by DCEN = 1).		
RCLK	fo	Receive clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in modes 1 and 3. $RCLK = 0$ causes Timer 1 overflow to be used for the receive clock.									
TCLK	fo	Transmit clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its transmit clock in modes 1 and 3. TCLK = 0 causes Timer 1 overflow to be used for the transmit clock. Timer 2 external enable flag. When set, allows a capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX.									
EXEN2	re										
TR2	St	art/stop co	ontrol for T	imer 2. A	logic 1 sta	rts the tim	ner.				
C/T2#	0:	Internal ti	· ·	/6 in 6 clo	,		12 clock	mode)			
CP/RL2#	E) ne	XEN2 = 1. egative tra	When cle nsitions at	ared, auto T2EX wh	-reloads w en EXEN2	/ill occur e = 1. Whe	either with	Timer 2 o CLK = 1 o	ns at T2EX if verflows or or TCLK = 1, flow.		

Timer/Counter 2 Control Register (T2CON)

Timer/Counter 2 Mode Control (T2MOD)

Location	7	6	5	4	3	2	1	0	Reset Value
C9H	Х	-	-	-	-	-	T2OE	DCEN	xxxxxx00b
Symbol	Fu	unction							
Х	D	on't Care							
-		ot impleme ote: User sho				e value read	from a reserv	/ed bit is ind	eterminate.
T2OE		mer 2 Out							e le la
DCEN		own Count		it. When s	et, this allo	ows Timer	2 to be co	onfigured	as an up/

Not Recommended for New Designs

Block-Erase

The Block-Erase command erases all bytes in one of the two memory blocks (Block 0 or Block 1). The selection of the memory block to be erased is determined by the (SFAH[7]) of the SuperFlash Address Register. For SST89E5xRD2A/RDA, if SFAH[7] = 0b, the primary flash memory Block 0 is selected. If SFAH[7:4] = EH, the secondary flash memory Block 1 is selected. The Block-Erase command sequence for SST89E5xRD2A/RDA is as follows:




Figure 10: Block-Erase

Not Recommended for New Designs

Sector-Erase

The Sector-Erase command erases all of the bytes in a sector. The sector size for the flash memory blocks is 128 Bytes. The selection of the sector to be erased is determined by the contents of SFAH and SFAL.




Figure 11:Sector-Erase

Not Recommended for New Designs

Byte-Verify

The Byte-Verify command allows the user to verify that the device has correctly performed an Erase or Program command. Byte-Verify command returns the data byte in SFDT if the command is successful. The user is required to check that the previous flash operation has fully completed before issuing a Byte-Verify. Byte-Verify command execution time is short enough that there is no need to poll for command completion and no interrupt is generated.




Figure 13: Byte-Verify

Not Recommended for New Designs

Prog-SB3, Prog-SB2, Prog-SB1

Prog-SB3, Prog-SB2, Prog-SB1 commands are used to program the security bits (see Table 24). Completion of any of these commands, the security options will be updated immediately.

Security bits previously in un-programmed state can be programmed by these commands. Prog-SB3, Prog-SB2 and Prog-SB1 commands should only reside in Block 1 or external code memory.




Figure 14: Prog-SB3, Prog-SB2, Prog-SB1

Not Recommended for New Designs




Figure 20:SPI Master-slave Interconnection

SPI Transfer Formats




Figure 21:SPI Transfer Format with CPHA = 0




Figure 22:SPI Transfer Format with CPHA = 1

Not Recommended for New Designs

Watchdog Timer

The device offers a programmable Watchdog Timer (WDT) for fail safe protection against software deadlock and automatic recovery.

To protect the system against software deadlock, the user software must refresh the WDT within a user-defined time period. If the software fails to do this periodical refresh, an internal hardware reset will be initiated if enabled (WDRE= 1). The software can be designed such that the WDT times out if the program does not work properly.

The WDT in the device uses the system clock (XTAL1) as its time base. So strictly speaking, it is a watchdog counter rather than a watchdog timer. The WDT register will increment every 344,064 crystal clocks. The upper 8-bits of the time base register (WDTD) are used as the reload register of the WDT.

The WDTS flag bit is set by WDT overflow and is not changed by WDT reset. User software can clear WDTS by writing "1" to it.

Figure 23 provides a block diagram of the WDT. Two SFRs (WDTC and WDTD) control watchdog timer operation. During idle mode, WDT operation is temporarily suspended, and resumes upon an interrupt exit from idle.

The time-out period of the WDT is calculated as follows:

Period = (255 - WDTD) * 344064 * 1/f_{CLK (XTAL1)}

where WDTD is the value loaded into the WDTD register and f_{OSC} is the oscillator frequency.




Figure 23: Block Diagram of Programmable Watchdog Timer

Not Recommended for New Designs

Capture Mode

Capture mode is used to capture the PCA timer/counter value into a module's capture registers (CCAPnH and CCAPnL). The capture will occur on a positive edge, negative edge, or both on the corresponding module's pin. To use one of the PCA modules in the capture mode, either one or both the CCAPM bits CAPN and CAPP for that module must be set. When a valid transition occurs on the CEX pin corresponding to the module used, the PCA hardware loads the 16-bit value of the PCA counter register (CH and CL) into the module's capture registers (CCAPnL and CCAPnH). If the CCFn bit for the module in the CCON SFR and the ECCFn bit in the CCAPMn SFR are set, then an interrupt will be generated. In the interrupt service routine, the 16-bit capture value must be saved in RAM before the next event capture occurs. If a subsequent capture occurred, the original capture values would be lost. After flag event flag has been set by hardware, the user must clear the flag in software. (See Figure 25)




Figure 25: PCA Capture Mode

Not Recommended for New Designs

Interrupts

Interrupt Priority and Polling Sequence

The device supports eight interrupt sources under a four level priority scheme. Table 26 summarizes the polling sequence of the supported interrupts. Note that the SPI serial interface and the UART share the same interrupt vector. (See Figure 32)

Description	Interrupt Flag	Vector Address	Interrupt Enable	Interrupt Priority	Service Priority	Wake-Up Power-down
Ext. Int0	IE0	0003H	EX0	PX0/H	1(highest)	yes
Brown-out	-	004BH	EBO	PBO/H	2	no
Т0	TF0	000BH	ET0	PT0/H	3	no
Ext. Int1	IE1	0013H	EX1	PX1/H	4	yes
T1	TF1	001BH	ET1	PT1/H	5	no
PCA	CF/CCFn	0033H	EC	PPCH	6	no
Ext. Int. 2	IE2	003BH	EX2	PX2/H	7	no
Ext. Int. 3	IE3	0043H	EX3	PX3/H	8	no
UART/SPI	TI/RI/SPIF	0023H	ES	PS/H	9	no
T2	TF2, EXF2	002BH	ET2	PT2/H	10	no

Table 26: Interrupt Polling Sequence

T0-0.0 25114

Not Recommended for New Designs




Figure 32: Interrupt Structure

Not Recommended for New Designs

Clock Doubling Option

By default, the device runs at 12 clocks per machine cycle (x1 mode). The device has a clock doubling option to speed up to 6 clocks per machine cycle. Please refer to Table 29 for detail.

Clock double mode can be enabled either via the external host mode or the IAP mode. Please refer to Table 13 for the IAP mode enabling commands (When set, the EDC# bit in SFST register will indicate 6 clock mode.).

The clock double mode is only for doubling the internal system clock and the internal flash memory, i.e. EA#=1. To access the external memory and the peripheral devices, careful consideration must be taken. Also note that the crystal output (XTAL2) will not be doubled.




Figure 33: Oscillator Characteristics

Table 29: Clock Doubling Features

	Sta	ndard Mode (x1)	Clock Double Mode (x2)			
Device	Clocks per Machine Cycle	Max. External Clock Frequency (MHz)	Clocks per Machine Cycle	Max. External Clock Frequency (MHz)		
SST89E5xRD2A/RDA	12	40	6	20		

T0-0.0 25114

Not Recommended for New Designs

- $1. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows: Maximum I_{OL} per port pin: 15mA Maximum I_{OL} per 8-bit port:26mA Maximum I_{OL} total for all outputs:71mA If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.$
- 2. Capacitive loading on Ports 0 and 2 may cause spurious noise to be superimposed on the V_{OL}s of ALE and Ports 1 and 3. The noise due to external bus capacitance discharging into the Port 0 and 2 pins when the pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.
- 3. Load capacitance for Port 0, ALE and PSEN#= 100pF, load capacitance for all other outputs = 80pF.
- 4. Capacitive loading on Ports 0 and 2 may cause the V_{OH} on ALE and PSEN# to momentarily fall below the V_{DD} 0.7 specification when the address bits are stabilizing.
- 5. Pins of Ports 1, 2, and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2V.
- 6. Pin capacitance is characterized but not tested. EA# is 25pF (max).




Figure 34:I_{DD} vs. Frequency for 5V SST89E5xRD2A/RDA

Not Recommended for New Designs

Table 36:AC Electrical Characteristics (Continued) (2 of 2) $T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{DD} = 4.5 \cdot 5.5V @40MHz$, $V_{SS} = 0V$

				Oscillator		-
			(x1 Mode) (x2 Mode)	Var	iable	
Symbol	Parameter	Min	Max	Min	Max	Units
T _{LLWL}	ALE Low to RD# or WR# Low	60	90	3T _{CLCL} - 25 (3V) 3T _{CLCL} - 15 (5V)	3T _{CLCL} + 25 (3V) 3T _{CLCL} + 15 (5V)	ns
T _{AVWL}	Address to RD# or WR# Low			4T _{CLCL} - 75 (3V)		ns
		70		4T _{CLCL} - 30 (5V)		ns
T _{WHQX}	Data Hold After WR#			T _{CLCL} - 27 (3V)		ns
		5		T _{CLCL} - 20 (5V)		ns
T _{QVWH}	Data Valid to WR# High			7T _{CLCL} - 70 (3V)		ns
		125		7T _{CLCL} - 50 (5V)		ns
T _{QVWX}	Data Valid to WR# High to Low Transition	5		T _{CLCL} - 20		ns
T _{RLAZ}	RD# Low to Address Float		0		0	ns
T _{WHLH}	RD# to WR# High to ALE High			T _{CLCL} - 25 (3V)	T _{CLCL} + 25 (3V)	ns
		10	40	T _{CLCL} - 15 (5V)	T _{CLCL} + 15 (5V)	ns

T0-0.0 25114

Explanation of Symbols

Each timing symbol has 5 characters. The first character is always a 'T' (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

- A: Address
- C: Clock
- D: Input data
- H: Logic level HIGH
- I: Instruction (program memory contents)
- L: Logic level LOW or ALE
- P: PSEN#


For example:

T_{AVLL} = Time from Address Valid to ALE Low

T_{LLPL} = Time from ALE Low to PSEN# Low

- Q: Output data
- R: RD# signal
- T: Time
- V: Valid
- W: WR# signal
- X: No longer a valid logic level
- Z: High Impedance (Float)

Not Recommended for New Designs








Figure 36: External Data Memory Read Cycle

Not Recommended for New Designs

Valid Combinations

Valid combinations for SST89E54RD2A

SST89E54RD2A-40-C-NJE SST89E54RD2A-40-C-TQJE

Valid combinations for SST89E58RD2A

SST89E58RD2A-40-C-NJE SST89E58RD2A-40-C-TQJE

Valid combinations for SST89E54RDA

SST89E54RDA-40-C-PIE

Valid combinations for SST89E58RDA

SST89E58RDA-40-C-PIE

Note:Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.