



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | ARM® Cortex®-M0 |
| Core Size | 32-Bit Single-Core |
| Speed | 48MHz |
| Connectivity | HDMI-CEC, I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | DMA, I ² S, POR, PWM, WDT |
| Number of I/O | 25 |
| Program Memory Size | 16KB (16K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | |
| RAM Size | 8K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V |
| Data Converters | A/D 13x12b; D/A 1x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 32-LQFP |
| Supplier Device Package | 32-LQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f051k4t6 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| | | 6.3.14 | I/O port characteristics |
|---|------|-----------|--|
| | | 6.3.15 | NRST pin characteristics75 |
| | | 6.3.16 | 12-bit ADC characteristics |
| | | 6.3.17 | DAC electrical specifications |
| | | 6.3.18 | Comparator characteristics |
| | | 6.3.19 | Temperature sensor characteristics 84 |
| | | 6.3.20 | V _{BAT} monitoring characteristics |
| | | 6.3.21 | Timer characteristics |
| | | 6.3.22 | Communication interfaces |
| - | Deel | | and the second sec |
| 7 | | - | ormation |
| | 7.1 | UFBGA | A64 package information |
| | 7.2 | LQFP6 | 4 package information |
| | 7.3 | LQFP4 | 8 package information |
| | 7.4 | UFQFF | PN48 package information 100 |
| | 7.5 | WLCS | P36 package information 103 |
| | 7.6 | LQFP3 | 2 package information 106 |
| | 7.7 | UFQFF | PN32 package information 108 |
| | 7.8 | Therma | al characteristics |
| | | 7.8.1 | Reference document |
| | | 7.8.2 | Selecting the product temperature range |
| 8 | Orde | ering inf | ormation |
| 9 | Revi | sion his | tory |



3.4 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a CRC-32 (Ethernet) polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

3.5 **Power management**

3.5.1 **Power supply schemes**

- $V_{DD} = V_{DDIO1} = 2.0$ to 3.6 V: external power supply for I/Os (V_{DDIO1}) and the internal regulator. It is provided externally through VDD pins.
- V_{DDA} = from V_{DD} to 3.6 V: external analog power supply for ADC, DAC, Reset blocks, RCs and PLL (minimum voltage to be applied to V_{DDA} is 2.4 V when the ADC or DAC are used). It is provided externally through VDDA pin. The V_{DDA} voltage level must be always greater or equal to the V_{DD} voltage level and must be established first.
- V_{BAT} = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

For more details on how to connect power pins, refer to *Figure 13: Power supply scheme*.

3.5.2 Power supply supervisors

The device has integrated power-on reset (POR) and power-down reset (PDR) circuits. They are always active, and ensure proper operation above a threshold of 2 V. The device remains in reset mode when the monitored supply voltage is below a specified threshold, $V_{POR/PDR}$, without the need for an external reset circuit.

- The POR monitors only the V_{DD} supply voltage. During the startup phase it is required that V_{DDA} should arrive first and be greater than or equal to V_{DD}.
- The PDR monitors both the V_{DD} and V_{DDA} supply voltages, however the V_{DDA} power supply supervisor can be disabled (by programming a dedicated Option bit) to reduce the power consumption if the application design ensures that V_{DDA} is higher than or equal to V_{DD}.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD} power supply and compares it to the V_{PVD} threshold. An interrupt can be generated when V_{DD} drops below the V_{PVD} threshold and/or when V_{DD} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.5.3 Voltage regulator

The regulator has two operating modes and it is always enabled after reset.

- Main (MR) is used in normal operating mode (Run).
- Low power (LPR) can be used in Stop mode where the power demand is reduced.



| | P | in nu | umbe | er | | | | | | Pin fur | nctions |
|--------|---------|-----------------|---------|--------|----------|--------------------------------------|----------|---------------|-------|--|-------------------------|
| LQFP64 | UFBGA64 | LQFP48/UFQFPN48 | WLCSP36 | LQFP32 | UFQFPN32 | Pin name (function upon reset) | Pin type | I/O structure | Notes | Alternate functions | Additional functions |
| 22 | G4 | 16 | E3 | 12 | 12 | PA6 | I/O | TTa | - | SPI1_MISO, I2S1_MCK, TIM3_CH1, TIM1_BKIN, TIM16_CH1, COMP1_OUT, TSC_G2_IO3, EVENTOUT | ADC_IN6 |
| 23 | H4 | 17 | F4 | 13 | 13 | PA7 | I/O | ТТа | - | SPI1_MOSI, I2S1_SD, TIM3_CH2, TIM14_CH1, TIM1_CH1N, TIM17_CH1, COMP2_OUT, TSC_G2_IO4, EVENTOUT | ADC_IN7 |
| 24 | H5 | - | - | - | - | PC4 | I/O | ТТа | - | EVENTOUT | ADC_IN14 |
| 25 | H6 | - | - | - | - | PC5 | I/O | TTa | - | TSC_G3_IO1 | ADC_IN15 |
| 26 | F5 | 18 | F3 | 14 | 14 | PB0 | I/O | ТТа | - | TIM3_CH3, TIM1_CH2N, TSC_G3_IO2, EVENTOUT | ADC_IN8 |
| 27 | G5 | 19 | F2 | 15 | 15 | PB1 | I/O | TTa | - | TIM3_CH4, TIM14_CH1, TIM1_CH3N, TSC_G3_IO3 | ADC_IN9 |
| 28 | G6 | 20 | D2 | - | 16 | PB2 | I/O | FT | (4) | TSC_G3_IO4 | - |
| 29 | G7 | 21 | - | - | - | PB10 | I/O | FT | (5) | I2C2_SCL, CEC, TIM2_CH3, TSC_SYNC | - |
| 30 | H7 | 22 | - | - | - | PB11 | I/O | FT | (5) | I2C2_SDA, TIM2_CH4, TSC_G6_IO1, EVENTOUT | - |
| 31 | D4 | 23 | F1 | 16 | 0 | VSS | S | - | - | Gro | und |
| 32 | E4 | 24 | E1 | 17 | 17 | VDD | S | - | - | Digital pov | ver supply |

Table 13. Pin definitions (continued)



| | P | Pin nu | umbe | er | | | | | | - | nctions |
|--------|---------|-----------------|---------|--------|----------|--------------------------------------|----------|---------------|-------|---|-------------------------|
| LQFP64 | UFBGA64 | LQFP48/UFQFPN48 | WLCSP36 | LQFP32 | UFQFPN32 | Pin name (function upon reset) | Pin type | I/O structure | Notes | Alternate functions | Additional functions |
| 33 | H8 | 25 | - | - | - | PB12 | I/O | FT | (5) | SPI2_NSS, TIM1_BKIN, TSC_G6_IO2, EVENTOUT | - |
| 34 | G8 | 26 | - | - | - | PB13 | I/O | FT | (5) | SPI2_SCK, TIM1_CH1N, TSC_G6_IO3 | - |
| 35 | F8 | 27 | - | - | - | PB14 | I/O | FT | (5) | SPI2_MISO, TIM1_CH2N, TIM15_CH1, TSC_G6_IO4 | - |
| 36 | F7 | 28 | - | - | - | PB15 | I/O | FT | (5) | SPI2_MOSI, TIM1_CH3N, TIM15_CH1N, TIM15_CH2 | RTC_REFIN |
| 37 | F6 | - | - | - | - | PC6 | I/O | FT | - | TIM3_CH1 | - |
| 38 | E7 | - | - | - | - | PC7 | I/O | FT | - | TIM3_CH2 | - |
| 39 | E8 | - | - | - | - | PC8 | I/O | FT | - | TIM3_CH3 | - |
| 40 | D8 | - | - | - | - | PC9 | I/O | FT | - | TIM3_CH4 | - |
| 41 | D7 | 29 | E2 | 18 | 18 | PA8 | I/O | FT | - | USART1_CK, TIM1_CH1, EVENTOUT, MCO | - |
| 42 | C7 | 30 | D1 | 19 | 19 | PA9 | I/O | FT | - | USART1_TX, TIM1_CH2, TIM15_BKIN, TSC_G4_IO1 | - |
| 43 | C6 | 31 | C1 | 20 | 20 | PA10 | I/O | FT | - | USART1_RX, TIM1_CH3, TIM17_BKIN, TSC_G4_IO2 | - |
| 44 | C8 | 32 | C2 | 21 | 21 | PA11 | I/O | FT | - | USART1_CTS, TIM1_CH4, COMP1_OUT, TSC_G4_IO3, EVENTOUT | - |

Table 13. Pin definitions (continued)



| <u> 1157</u> |
|--------------|
|--------------|

Table 14. Alternate functions selected through GPIOA_AFR registers for port A AF0 AF1 AF2 AF3 Pin name AF4 AF5 AF7 AF6 USART2 CTS TIM2 CH1 ETR TSC G1 IO1 COMP1 OUT PA0 --EVENTOUT USART2_RTS TIM2_CH2 TSC_G1_IO2 PA1 _ TIM15_CH1 USART2_TX TIM2_CH3 TSC_G1_IO3 COMP2_OUT PA2 ---PA3 TIM15 CH2 USART2 RX TIM2_CH4 TSC G1 IO4 ----SPI1_NSS, I2S1_WS USART2_CK TSC_G2_IO1 TIM14_CH1 PA4 _ --_ SPI1_SCK, I2S1_CK CEC TIM2_CH1_ETR TSC_G2_IO2 PA5 _ -_ TSC G2 103 EVENTOUT COMP1 OUT PA6 SPI1 MISO, I2S1 MCK TIM3 CH1 TIM1 BKIN TIM16 CH1 SPI1_MOSI, I2S1_SD TIM3_CH2 TIM1_CH1N TSC_G2_IO4 TIM14_CH1 TIM17_CH1 EVENTOUT COMP2_OUT PA7 PA8 МСО USART1 CK TIM1_CH1 **EVENTOUT** _ _ USART1 TX TIM15 BKIN TIM1 CH2 TSC G4 IO1 PA9 ----TIM17_BKIN USART1 RX TIM1 CH3 TSC_G4_IO2 PA10 ----EVENTOUT COMP1 OUT PA11 USART1_CTS TIM1 CH4 TSC_G4_IO3 ---EVENTOUT USART1_RTS TIM1 ETR TSC_G4_IO4 COMP2 OUT PA12 ---SWDIO IR_OUT PA13 _ ---SWCLK USART2_TX PA14

EVENTOUT

TIM2 CH1 ETR

-

-

_

_

-

-

-

STM32F051x4 STM32F051x6 STM32F051x8

DocID022265 Rev 7

PA15


SPI1 NSS, I2S1 WS

USART2 RX

37/122

5 Memory mapping

To the difference of STM32F051x8 memory map in *Figure 10*, the two bottom code memory spaces of STM32F051x4/STM32F051x6 end at 0x0000 3FFF/0x0000 7FFF and 0x0800 3FFF/0x0000 7FFF, respectively.







DocID022265 Rev 7

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A max$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = V_{DDA} = 3.3$ V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 11*.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 12*.



DocID022265 Rev 7



6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 17: Voltage characteristics*, *Table 18: Current characteristics* and *Table 19: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

| Symbol | Ratings | Min | Мах | Unit |
|------------------------------------|---|-----------------------------------|---|------|
| V _{DD} -V _{SS} | External main supply voltage | - 0.3 | 4.0 | V |
| V _{DDA} -V _{SS} | External analog supply voltage | - 0.3 | 4.0 | V |
| V _{DD} -V _{DDA} | Allowed voltage difference for $V_{DD} > V_{DDA}$ | - | 0.4 | V |
| V _{BAT} –V _{SS} | External backup supply voltage | - 0.3 | 4.0 | V |
| | Input voltage on FT and FTf pins | V _{SS} - 0.3 | V _{DDIOx} + 4.0 ⁽³⁾ | V |
| V _{IN} ⁽²⁾ | Input voltage on TTa pins | V _{SS} - 0.3 | 4.0 | V |
| VIN (| BOOT0 | 0 | 9.0 | V |
| | Input voltage on any other pin | V _{SS} - 0.3 | 4.0 | V |
| ΔV _{DDx} | Variations between different V_{DD} power pins | - | 50 | mV |
| V _{SSx} - V _{SS} | Variations between all the different ground pins | - | 50 | mV |
| | | see Section 6.3 sensitivity chara | - | |

| Table 17. Voltage characteristics ⁽¹⁾ |) |
|--|---|
|--|---|

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

2. V_{IN} maximum must always be respected. Refer to *Table 18: Current characteristics* for the maximum allowed injected current values.

3. Valid only if the internal pull-up/pull-down resistors are disabled. If internal pull-up or pull-down resistor is enabled, the maximum limit is 4 V.



| | | Conditions | | AI | periph | erals en | abled | All peripherals disabled | | | | |
|-----------------|---------------------|-----------------------|-------------------|------|---------------------|----------|---------------------|--------------------------|--------------------|----------|--------------------|------|
| Symbol I | Parameter | | f _{HCLK} | Tun | Μ | lax @ T, | A ⁽¹⁾ | Tun | N | lax @ T, | A ⁽¹⁾ | Unit |
| | | | | Тур | 25 °C | 85 °C | 105 °C | Тур | 25 °C | 85 °C | 105 °C | |
| | | HSE | 48 MHz | 14.0 | 15.3 ⁽²⁾ | 15.3 | 16.0 ⁽²⁾ | 2.8 | 3.0 ⁽²⁾ | 3.0 | 3.2 ⁽²⁾ | |
| | Supply | bypass, PLL on | 32 MHz | 9.5 | 10.2 | 10.2 | 10.7 | 2.0 | 2.1 | 2.1 | 2.3 | - |
| | | | 24 MHz | 7.3 | 7.8 | 7.8 | 8.3 | 1.5 | 1.7 | 1.7 | 1.9 | |
| | | bypass, | 8 MHz | 2.6 | 2.9 | 2.9 | 3.0 | 0.6 | 0.8 | 0.8 | 0.8 | |
| I _{DD} | current in Sleep | | 1 MHz | 0.4 | 0.6 | 0.6 | 0.6 | 0.2 | 0.4 | 0.4 | 0.4 | mA |
| | mode | | 48 MHz | 14.0 | 15.3 | 15.3 | 16.0 | 3.8 | 4.0 | 4.1 | 4.2 | |
| | | HSI clock, PLL on | 32 MHz | 9.5 | 10.2 | 10.2 | 10.7 | 2.6 | 2.7 | 2.8 | 2.8 | |
| | | | 24 MHz | 7.3 | 7.8 | 7.8 | 8.3 | 2.0 | 2.1 | 2.1 | 2.1 | |
| | | HSI clock, PLL off | 8 MHz | 2.6 | 2.9 | 2.9 | 3.0 | 0.6 | 0.8 | 0.8 | 0.8 | |

Table 25. Typical and maximum current consumption from V_{DD} at 3.6 V (continued)

1. Data based on characterization results, not tested in production unless otherwise specified.

2. Data based on characterization results and tested in production (using one common test limit for sum of I_{DD} and I_{DDA}).

| | | | | V _{DDA} = 2.4 V | | | | | V _{DDA} = 3.6 V | | | |
|----------------------|-------------------------|-----------------------|-------------------|--------------------------|-------------------------------------|-------|--------------------|------|-------------------------------------|-------|--------------------|------|
| Symbol | Parameter | Conditions (1) | f _{HCLK} | Turn | Max @ T _A ⁽²⁾ | | | Tun | Max @ T _A ⁽²⁾ | | | Unit |
| | | | | Тур | 25 °C | 85 °C | 105 °C | Тур | 25 °C | 85 °C | 105 °C | |
| | | HSE | 48 MHz | 150 | 170 ⁽³⁾ | 178 | 182 ⁽³⁾ | 164 | 183 ⁽³⁾ | 195 | 198 ⁽³⁾ | |
| | Ourselu | bypass, | 32 MHz | 104 | 121 | 126 | 128 | 113 | 129 | 135 | 138 | |
| Supply current in | PLL on | 24 MHz | 82 | 96 | 100 | 103 | 88 | 102 | 106 | 108 |] | |
| | Run or Sleep | bypass, | 8 MHz | 2.0 | 2.7 | 3.1 | 3.3 | 3.5 | 3.8 | 4.1 | 4.4 | |
| I _{DDA} | mode, code | | 1 MHz | 2.0 | 2.7 | 3.1 | 3.3 | 3.5 | 3.8 | 4.1 | 4.4 | μA |
| | executing | | 48 MHz | 220 | 240 | 248 | 252 | 244 | 263 | 275 | 278 | |
| | from Flash memory or | HSI clock, PLL on | 32 MHz | 174 | 191 | 196 | 198 | 193 | 209 | 215 | 218 | |
| | RAM | | 24 MHz | 152 | 167 | 173 | 174 | 168 | 183 | 190 | 192 | |
| | | HSI clock, PLL off | 8 MHz | 72 | 79 | 82 | 83 | 83.5 | 91 | 94 | 95 | |

Table 26. Typical and maximum current consumption from the $\rm V_{DDA}$ supply

 Current consumption from the V_{DDA} supply is independent of whether the digital peripherals are enabled or disabled, being in Run or Sleep mode or executing from Flash memory or RAM. Furthermore, when the PLL is off, I_{DDA} is independent of clock frequencies.

2. Data based on characterization results, not tested in production unless otherwise specified.

3. Data based on characterization results and tested in production (using one common test limit for sum of I_{DD} and I_{DDA}).



High-speed internal (HSI) RC oscillator

| Symbol | Parameter | Conditions | Min | Тур | Мах | Unit |
|-----------------------|----------------------------------|-------------------------------|---------------------|-----|--------------------|------|
| f _{HSI} | Frequency | - | - | 8 | - | MHz |
| TRIM | HSI user trimming step | - | - | - | 1 ⁽²⁾ | % |
| DuCy _(HSI) | Duty cycle | - | 45 ⁽²⁾ | - | 55 ⁽²⁾ | % |
| | | T _A = -40 to 105°C | -2.8 ⁽³⁾ | - | 3.8 ⁽³⁾ | |
| | Accuracy of the HSI oscillator | T _A = -10 to 85°C | -1.9 ⁽³⁾ | - | 2.3 ⁽³⁾ | % |
| | | T _A = 0 to 85°C | -1.9 ⁽³⁾ | - | 2 ⁽³⁾ | |
| ACC _{HSI} | | $T_A = 0$ to 70°C | -1.3 ⁽³⁾ | - | 2 ⁽³⁾ | |
| | | $T_A = 0$ to 55°C | -1 ⁽³⁾ | - | 2 ⁽³⁾ | |
| | | $T_A = 25^{\circ}C^{(4)}$ | -1 | - | 1 | |
| t _{su(HSI)} | HSI oscillator startup time | - | 1 ⁽²⁾ | - | 2 ⁽²⁾ | μs |
| I _{DDA(HSI)} | HSI oscillator power consumption | - | - | 80 | 100 ⁽²⁾ | μA |

Table 37. HSI oscillator characteristics⁽¹⁾

1. V_{DDA} = 3.3 V, T_A = -40 to 105°C unless otherwise specified.

2. Guaranteed by design, not tested in production.

3. Data based on characterization results, not tested in production.

4. Factory calibrated, parts not soldered.




Figure 19. HSI oscillator accuracy characterization results for soldered parts



| Symbol | Ratings | Conditions | Packages | Class | Maximum value ⁽¹⁾ | Unit | | | | |
|-----------------------|---|--|----------|-------|---------------------------------|------|--|--|--|--|
| V _{ESD(HBM)} | Electrostatic discharge voltage (human body model) | $T_A = +25 \degree C$, conforming to JESD22-A114 | All | 2 | 2000 | V | | | | |
| V _{ESD(CDM)} | Electrostatic discharge voltage (charge device model) | $T_A = +25 \degree C$, conforming to ANSI/ESD STM5.3.1 | All | C3 | 250 | V | | | | |

 Table 45. ESD absolute maximum ratings

1. Data based on characterization results, not tested in production.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 46. Electrical sensitivities

| Symbol | Parameter | Conditions | Class |
|--------|-----------------------|---|------------|
| LU | Static latch-up class | $T_A = +105 \text{ °C conforming to JESD78A}$ | II level A |

6.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DDIOx} (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5 μ A/+0 μ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in Table 47.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.



| Symbol | Description | | Functional susceptibility | | |
|------------------|---|----|---------------------------|------|--|
| | | | Positive injection | Unit | |
| | Injected current on BOOT0 | | NA | | |
| I _{INJ} | Injected current on PA10, PA12, PB4, PB5, PB10, PB15 and PD2 pins with induced leakage current on adjacent pins less -5 than -10 μA | | | | |
| ·IINJ | Injected current on all other FT and FTf pins | -5 | NA | mA | |
| | Injected current on PA6 and PC0 | -0 | +5 | | |
| | Injected current on all other TTa, TC and RST pins | -5 | +5 | | |

| Table 47. I/ | O current | injection | susceptibility |
|--------------|-----------|-----------|----------------|
|--------------|-----------|-----------|----------------|

6.3.14 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 48* are derived from tests performed under the conditions summarized in *Table 20: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant (except BOOT0).

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit | |
|------------------|-------------------------------|------------------------------|--|--------------------|--|----------|--|
| | | TC and TTa I/O | - | - | 0.3 V _{DDIOx} +0.07 ⁽¹⁾ | | |
| | Laure laure l'annut | FT and FTf I/O | - | - | 0.475 V _{DDIOx} -0.2 ⁽¹⁾ | | |
| V _{IL} | Low level input voltage | BOOT0 | - | - | 0.3 V _{DDIOx} -0.3 ⁽¹⁾ | 1) V | |
| | | All I/Os except BOOT0 pin | - | - | 0.3 V _{DDIOx} | 1 | |
| | High level input | TC and TTa I/O | 0.445 V _{DDIOx} +0.398 ⁽¹⁾ | - | - | - - v | |
| | | FT and FTf I/O | 0.5 V _{DDIOx} +0.2 ⁽¹⁾ | - | - | | |
| V _{IH} | voltage | BOOT0 | 0.2 V _{DDIOx} +0.95 ⁽¹⁾ | - | - | | |
| | | All I/Os except BOOT0 pin | 0.7 V _{DDIOx} | - | - | | |
| | Schmitt trigger hysteresis | TC and TTa I/O | - | 200 ⁽¹⁾ | - | mV | |
| V _{hys} | | FT and FTf I/O | - | 100 ⁽¹⁾ | - | | |
| | , | BOOT0 | - | 300 ⁽¹⁾ | - | | |

Table 48. I/O static characteristics

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink or source up to +/- 20 mA (with a relaxed V_{OL}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 6.2:

- The sum of the currents sourced by all the I/Os on V_{DDIOx}, plus the maximum consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 17: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V_{SS}, plus the maximum consumption of the MCU sunk on V_{SS}, cannot exceed the absolute maximum rating ΣI_{VSS} (see *Table 17: Voltage characteristics*).

Output voltage levels

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 20: General operating conditions*. All I/Os are CMOS- and TTL-compliant (FT, TTa or TC unless otherwise specified).

| Symbol | Parameter | Conditions | Min | Мах | Unit |
|-----------------------------------|--|---|-------------------------|-----|------|
| V _{OL} | Output low level voltage for an I/O pin | | | 0.4 | |
| V _{OH} | Output high level voltage for an I/O pin | I _{IO} = 8 mA V _{DDIOx} ≥ 2.7 V | V _{DDIOx} -0.4 | - | V |
| V _{OL} | Output low level voltage for an I/O pin | TTL port ⁽²⁾ | - | 0.4 | |
| V _{OH} | Output high level voltage for an I/O pin | I _{IO} = 8 mA V _{DDIOx} ≥ 2.7 V | 2.4 | - | V |
| V _{OL} ⁽³⁾ | Output low level voltage for an I/O pin I _{IO} = 20 mA | | - | 1.3 | v |
| V _{OH} ⁽³⁾ | Output high level voltage for an I/O pin | $V_{DDIOx} \ge 2.7 V$ | V _{DDIOx} -1.3 | - | v |
| V _{OL} ⁽³⁾ | Output low level voltage for an I/O pin | level voltage for an I/O pin | | 0.4 | v |
| V _{OH} ⁽³⁾ | Output high level voltage for an I/O pin | I _{IO} = 6 mA | V _{DDIOx} -0.4 | - | v |
| V _{OLFm+} ⁽³⁾ | Output low level voltage for an FTf I/O pin in Fm+ mode | I _{IO} = 20 mA V _{DDIOx} ≥ 2.7 V | - | 0.4 | V |
| | | I _{IO} = 10 mA | - | 0.4 | V |

Table 49. Output voltage characteristics⁽¹⁾

1. The I_{IO} current sourced or sunk by the device must always respect the absolute maximum rating specified in Table 17: Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI_{IO} .

2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

3. Data based on characterization results. Not tested in production.



Electrical characteristics





Figure 25. ADC accuracy characteristics





Refer to Table 52: ADC characteristics for the values of RAIN, RADC and CADC. 1.

 $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced. 2.

General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 13: Power supply scheme. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.



| Symbol | Parameter | Conditio | Min ⁽¹⁾ | Тур | Max ⁽¹⁾ | Unit | |
|------------------|-----------------------|--|-----------------------|-----|--------------------|------|----|
| | | No hysteresis (COMPxHYST[1:0]=00) | - | - | 0 | - | |
| | | Low hysteresis | High speed mode | 3 | | 13 | |
| V _{hys} | | (COMPxHYST[1:0]=01) | All other power modes | 5 | 8 | 10 | |
| | Comparator hysteresis | Madium by atomatic | High speed mode | 7 | | 26 | mV |
| | | Medium hysteresis (COMPxHYST[1:0]=10) | All other power modes | 9 | 15 | 19 | |
| | | High bystorosis | High speed mode | 18 | | 49 | |
| | | High hysteresis (COMPxHYST[1:0]=11) | All other power modes | 19 | 31 | 40 | |

Table 56. Comparator characteristics (continued)

1. Data based on characterization results, not tested in production.

2. For more details and conditions see Figure 28: Maximum V_{REFINT} scaler startup time from power down.




Figure 28. Maximum V_{REFINT} scaler startup time from power down



| Symbol | millimeters | | | inches ⁽¹⁾ | | | |
|--------|-------------|-------|-------|-----------------------|--------|--------|--|
| | Min | Тур | Max | Min | Тур | Max | |
| E3 | - | 7.500 | - | - | 0.2953 | - | |
| е | - | 0.500 | - | - | 0.0197 | - | |
| К | 0° | 3.5° | 7° | 0° | 3.5° | 7° | |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 | |
| L1 | - | 1.000 | - | - | 0.0394 | - | |
| ссс | - | - | 0.080 | - | - | 0.0031 | |

Table 67. LQFP64 package mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 38. Recommended footprint for LQFP64 package

1. Dimensions are expressed in millimeters.






Figure 52. UFQFPN32 package outline

1. Drawing is not to scale.

- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- 3. There is an exposed die pad on the underside of the UFQFPN package. This pad is used for the device ground and must be connected. It is referred to as pin 0 in *Table: Pin definitions*.



| | millimeters | | | inches ⁽¹⁾ | | | |
|--------|-------------|-------|-------|-----------------------|--------|--------|--|
| Symbol | Min | Тур | Max | Min | Тур | Мах | |
| А | 0.500 | 0.550 | 0.600 | 0.0197 | 0.0217 | 0.0236 | |
| A1 | 0.000 | 0.020 | 0.050 | 0.0000 | 0.0008 | 0.0020 | |
| A3 | - | 0.152 | - | - | 0.0060 | - | |
| b | 0.180 | 0.230 | 0.280 | 0.0071 | 0.0091 | 0.0110 | |
| D | 4.900 | 5.000 | 5.100 | 0.1929 | 0.1969 | 0.2008 | |
| D1 | 3.400 | 3.500 | 3.600 | 0.1339 | 0.1378 | 0.1417 | |
| D2 | 3.400 | 3.500 | 3.600 | 0.1339 | 0.1378 | 0.1417 | |
| E | 4.900 | 5.000 | 5.100 | 0.1929 | 0.1969 | 0.2008 | |
| E1 | 3.400 | 3.500 | 3.600 | 0.1339 | 0.1378 | 0.1417 | |
| E2 | 3.400 | 3.500 | 3.600 | 0.1339 | 0.1378 | 0.1417 | |
| е | - | 0.500 | - | - | 0.0197 | - | |
| L | 0.300 | 0.400 | 0.500 | 0.0118 | 0.0157 | 0.0197 | |
| ddd | - | - | 0.080 | - | - | 0.0031 | |

Table 73. UFQFPN32 package mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 53. Recommended footprint for UFQFPN32 package

1. Dimensions are expressed in millimeters.





Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 54. UFQFPN32 package marking example

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



| Date | Revision | Changes |
|-------------|----------|---|
| 06-Jan-2017 | 7 | Section 6: Electrical characteristics: Table 36: LSE oscillator characteristics (f_{LSE} = 32.768 kHz) - information on configuring different drive capabilities removed. See the corresponding reference manual. Table 24: Embedded internal reference voltage - V_{REFINT} values Table 55: DAC characteristics - min. R_{LOAD} to V_{DDA} defined Figure 29: SPI timing diagram - slave mode and CPHA = 0 and Figure 30: SPI timing diagram - slave mode and CPHA = 1 enhanced and corrected Section 8: Ordering information: The name of the section changed from the previous "Part numbering" |

Table 76. Document revision history (continued)

