

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	HDMI-CEC, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	DMA, I ² S, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 13x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f051k6t6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		3.14.6	SysTick timer	23
	3.15	Real-tim	e clock (RTC) and backup registers	23
	3.16		egrated circuit interface (I ² C)	
	3.17	Universa	al synchronous/asynchronous receiver/transmitter (USART)	25
	3.18	Serial pe	eripheral interface (SPI) / Inter-integrated sound interface (I ² S)	26
	3.19	High-def	inition multimedia interface (HDMI) - consumer	
	3.20	Serial wi	re debug port (SW-DP)	26
4			bin descriptions	
5	went	bry map	ping	29
6	Electr	rical cha	racteristics	42
	6.1	Paramet	er conditions	42
		6.1.1	Minimum and maximum values	42
		6.1.2	Typical values	42
		6.1.3	Typical curves	42
		6.1.4	Loading capacitor	42
		6.1.5	Pin input voltage	42
		6.1.6	Power supply scheme	43
		6.1.7	Current consumption measurement	44
	6.2	Absolute	e maximum ratings	45
	6.3	Operatin	g conditions	47
		6.3.1	General operating conditions	47
		6.3.2	Operating conditions at power-up / power-down	47
		6.3.3	Embedded reset and power control block characteristics	48
		6.3.4	Embedded reference voltage	49
		6.3.5	Supply current characteristics	49
		6.3.6	Wakeup time from low-power mode	59
		6.3.7	External clock source characteristics	59
		6.3.8	Internal clock source characteristics	63
		6.3.9	PLL characteristics	66
		6.3.10	Memory characteristics	66
		6.3.11	EMC characteristics	67
		6.3.12	Electrical sensitivity characteristics	68
		6.3.13	I/O current injection characteristics	69



Functional overview




Figure 2. Clock tree

3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions.

DocID022265 Rev 7



I ² C features ⁽¹⁾	I2C1	I2C2
SMBus	Х	-
Wakeup from STOP	Х	-

Table 9. STM32F051xx I ² C implementation ((continued)
--	-------------

1. X = supported.

3.17 Universal synchronous/asynchronous receiver/transmitter (USART)

The device embeds up to two universal synchronous/asynchronous receivers/transmitters (USART1, USART2) which communicate at speeds of up to 6 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 DE signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. USART1 supports also SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability and auto baud rate feature, and has a clock domain independent of the CPU clock, allowing to wake up the MCU from Stop mode.

The USART interfaces can be served by the DMA controller.

USART modes/features ⁽¹⁾	USART1	USART2
Hardware flow control for modem	Х	Х
Continuous communication using DMA	Х	х
Multiprocessor communication	Х	х
Synchronous mode	Х	х
Smartcard mode	Х	-
Single-wire half-duplex communication	Х	х
IrDA SIR ENDEC block	Х	-
LIN mode	Х	-
Dual clock domain and wakeup from Stop mode	Х	-
Receiver timeout interrupt	Х	-
Modbus communication	Х	-
Auto baud rate detection	Х	-
Driver Enable	Х	х

Table 10. STM32F051xx USART implementation

1. X = supported.



Pinouts and pin descriptions






Figure 4. UFBGA64 package pinout





DocID022265 Rev 7



	Ρ	in nu	umbe	er						Pin functions		
LQFP64	UFBGA64	LQFP48/UFQFPN48	WLCSP36	LQFP32	UFQFPN32	Pin name (function upon reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions	
58	D3	42	C4	29	29	PB6	I/O	FTf	-	I2C1_SCL, USART1_TX, TIM16_CH1N, TSC_G5_IO3	-	
59	C3	43	A4	30	30	PB7	I/O	FTf	-	I2C1_SDA, USART1_RX, TIM17_CH1N, TSC_G5_IO4	-	
60	B4	44	B4	31	31	BOOT0	Ι	В	-	Boot memory selection		
61	B3	45	-	-	32	PB8	I/O	FTf	(4)(5)	I2C1_SCL, CEC, TIM16_CH1, TSC_SYNC	-	
62	A3	46	-	-	-	PB9	I/O	FTf	(5)	I2C1_SDA, IR_OUT, TIM17_CH1, EVENTOUT	-	
63	D5	47	D6	32	0	VSS	S	-	-	Gro	und	
64	E5	48	A5	1	1	VDD	S	-	-	Digital pov	ver supply	

Table 13. Pin definitions (continued)

 PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:
 The speed should not exceed 2 MHz with a maximum load of 30 pF.

The speed should not exceed 2 MHZ with a maximum load of 30 pF.
 These GPIOs must not be used as current sources (e.g. to drive an LED).

After the first RTC domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content
of the RTC registers which are not reset by the main reset. For details on how to manage these GPIOs, refer to the RTC
domain and RTC register descriptions in the reference manual.

3. Distinct VSSA pin is only available on packages with 48 and more pins. For all other packages, the pin number corresponds to the VSS pin to which VSSA pad of the silicon die is connected.

4. On the LQFP32 package, PB2 and PB8 must be set to defined levels by software, as their corresponding pads on the silicon die are left unconnected. Apply the same recommendations as for unconnected pins.

5. On the WLCSP36 package, PB8, PB9, PB10, PB11, PB12, PB13, PB14 and PB15 must be set to defined levels by software, as their corresponding pads on the silicon die are left unconnected. Apply the same recommendations as for unconnected pins.

6. After reset, these pins are configured as SWDIO and SWCLK alternate functions, and the internal pull-up on the SWDIO pin and the internal pull-down on the SWCLK pin are activated.



	Table 15. Alternate functions selected through GPIOB_AFR registers for port B								
Pin name	AF0	AF1	AF2	AF3					
PB0	EVENTOUT	TIM3_CH3	TIM1_CH2N	TSC_G3_IO2					
PB1	TIM14_CH1	TIM3_CH4	TIM1_CH3N	TSC_G3_IO3					
PB2				TSC_G3_IO4					
PB3	SPI1_SCK, I2S1_CK	EVENTOUT	TIM2_CH2	TSC_G5_IO1					
PB4	SPI1_MISO, I2S1_MCK	TIM3_CH1	EVENTOUT	TSC_G5_IO2					
PB5	SPI1_MOSI, I2S1_SD	TIM3_CH2	TIM16_BKIN	I2C1_SMBA					
PB6	USART1_TX	I2C1_SCL	TIM16_CH1N	TSC_G5_IO3					
PB7	USART1_RX	I2C1_SDA	TIM17_CH1N	TSC_G5_IO4					
PB8	CEC	I2C1_SCL	TIM16_CH1	TSC_SYNC					
PB9	IR_OUT	I2C1_SDA	TIM17_CH1	EVENTOUT					
PB10	CEC	I2C2_SCL	TIM2_CH3	TSC_SYNC					
PB11	EVENTOUT	I2C2_SDA	TIM2_CH4	TSC_G6_IO1					
PB12	SPI2_NSS	EVENTOUT	TIM1_BKIN	TSC_G6_IO2					
PB13	SPI2_SCK		TIM1_CH1N	TSC_G6_IO3					
PB14	SPI2_MISO	TIM15_CH1	TIM1_CH2N	TSC_G6_IO4					
PB15	SPI2_MOSI	TIM15_CH2	TIM1_CH3N	TIM15_CH1N					

DocID022265 Rev 7

38/122

STM32F051x4 STM32F051x6 STM32F051x8

5

Bus	Boundary address	Size	Peripheral
	0x4800 1800 - 0x5FFF FFFF	~384 MB	Reserved
	0x4800 1400 - 0x4800 17FF	1 KB	GPIOF
	0x4800 1000 - 0x4800 13FF	1 KB	Reserved
	0x4800 0C00 - 0x4800 0FFF	1 KB	GPIOD
AHB2 —	0x4800 0800 - 0x4800 0BFF	1 KB	GPIOC
	0x4800 0400 - 0x4800 07FF	1 KB	GPIOB
	0x4800 0000 - 0x4800 03FF	1 KB	GPIOA
	0x4002 4400 - 0x47FF FFFF	~128 MB	Reserved
	0x4002 4000 - 0x4002 43FF	1 KB	TSC
	0x4002 3400 - 0x4002 3FFF	3 KB	Reserved
	0x4002 3000 - 0x4002 33FF	1 KB	CRC
	0x4002 2400 - 0x4002 2FFF	3 KB	Reserved
AHB1	0x4002 2000 - 0x4002 23FF	1 KB	Flash memory interface
	0x4002 1400 - 0x4002 1FFF	3 KB	Reserved
	0x4002 1000 - 0x4002 13FF	1 KB	RCC
	0x4002 0400 - 0x4002 0FFF	3 KB	Reserved
	0x4002 0000 - 0x4002 03FF	1 KB	DMA
	0x4001 8000 - 0x4001 FFFF	32 KB	Reserved
	0x4001 5C00 - 0x4001 7FFF	9 KB	Reserved
	0x4001 5800 - 0x4001 5BFF	1 KB	DBGMCU
	0x4001 4C00 - 0x4001 57FF	3 KB	Reserved
	0x4001 4800 - 0x4001 4BFF	1 KB	TIM17
	0x4001 4400 - 0x4001 47FF	1 KB	TIM16
	0x4001 4000 - 0x4001 43FF	1 KB	TIM15
	0x4001 3C00 - 0x4001 3FFF	1 KB	Reserved
	0x4001 3800 - 0x4001 3BFF	1 KB	USART1
	0x4001 3400 - 0x4001 37FF	1 KB	Reserved
	0x4001 3000 - 0x4001 33FF	1 KB	SPI1/I2S1
APB	0x4001 2C00 - 0x4001 2FFF	1 KB	TIM1
	0x4001 2800 - 0x4001 2BFF	1 KB	Reserved
	0x4001 2400 - 0x4001 27FF	1 KB	ADC
	0x4001 0800 - 0x4001 23FF	7 KB	Reserved
	0x4001 0400 - 0x4001 07FF	1 KB	EXTI
	0x4001 0000 - 0x4001 03FF	1 KB	SYSCFG + COMP
	0x4000 8000 - 0x4000 FFFF	32 KB	Reserved

Table 16. STM32F051xx peripheral register boundary addresses

DocID022265 Rev 7



6.1.6 Power supply scheme




Figure 13. Power supply scheme

Caution: Each power supply pair (V_{DD}/V_{SS}, V_{DDA}/V_{SSA} etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.



Symbol	Ratings	Max.	Unit
ΣI _{VDD}	Total current into sum of all VDD power lines (source) ⁽¹⁾	120	
ΣI _{VSS}	Total current out of sum of all VSS ground lines (sink) ⁽¹⁾	-120	
I _{VDD(PIN)}	Maximum current into each VDD power pin (source) ⁽¹⁾	100	
I _{VSS(PIN)}	Maximum current out of each VSS ground pin (sink) ⁽¹⁾	-100	
	Output current sunk by any I/O and control pin	25	
I _{IO(PIN)}	Output current source by any I/O and control pin	-25	
ΣI	Total output current sunk by sum of all I/Os and control pins ⁽²⁾	80	
ΣΙ _{ΙΟ(ΡΙΝ)}	Total output current sourced by sum of all I/Os and control pins ⁽²⁾	-80	mA
	Injected current on B, FT and FTf pins	-5/+0 ⁽⁴⁾	
I _{INJ(PIN)} ⁽³⁾	Injected current on TC and RST pin	± 5	
	Injected current on TTa pins ⁽⁵⁾	± 5	1
ΣI _{INJ(PIN)}	Total injected current (sum of all I/O and control pins) ⁽⁶⁾	± 25	

Table 18. Current characteristics

1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power supply, in the permitted range.

2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.

3. A positive injection is induced by $V_{IN} > V_{DDIOx}$ while a negative injection is induced by $V_{IN} < V_{SS}$. $I_{INJ(PIN)}$ must never be exceeded. Refer to *Table 17: Voltage characteristics* for the maximum allowed input voltage values.

4. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.

On these I/Os, a positive injection is induced by V_{IN} > V_{DDA}. Negative injection disturbs the analog performance of the device. See note ⁽²⁾ below *Table 54: ADC accuracy*.

6. When several inputs are submitted to a current injection, the maximum $\Sigma I_{INJ(PIN)}$ is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 19. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	–65 to +150	°C
TJ	Maximum junction temperature	150	°C



Sum	Para-		-	Typ @V _{DD} (V _{DD} = V _{DDA})						Max ⁽¹⁾				
Sym- bol	meter		Conditions		2.4 V	2.7 V	3.0 V	3.3 V	3.6 V	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit	
	Supply current		gulator in run de, all oscillators F	15	15.1	15.3	15.5	15.7	16	(2)		(2)		
I _{DD}	in Stop mode	pov	gulator in low- ver mode, all sillators OFF	3.2	3.3	3.4	3.5	3.7	4	(2)		(2)		
	Supply current	LSI ON	ON and IWDG	0.8	1.0	1.1	1.2	1.4	1.5	-	-	-		
	in Standby mode	LSI OF	OFF and IWDG F	0.7	0.8	0.9	1.0	1.1	1.3	2 ⁽²⁾	2.5	3 ⁽²⁾		
	Supply current in Stop mode	NO	z	Regulator in run mode, all oscillators OFF	1.9	2	2.2	2.3	2.5	2.6	3.5 ⁽²⁾	3.5	4.5 ⁽²⁾	
		monitoring (Regulator in low- power mode, all oscillators OFF	1.9	2	2.2	2.3	2.5	2.6	3.5 ⁽²⁾	3.5	4.5 ⁽²⁾	μA	
	Supply current	V _{DDA} m	LSI ON and IWDG ON	2.3	2.5	2.7	2.9	3.1	3.3	-	-	-		
	in Standby mode	>	LSI OFF and IWDG OFF	1.8	1.9	2	2.2	2.3	2.5	3.5 ⁽²⁾	3.5	4.5 ⁽²⁾		
I _{DDA}	Supply current	OFF	Regulator in run mode, all oscillators OFF	1.1	1.2	1.2	1.2	1.3	1.4	-	-	-		
	in Stop mode	monitoring O	Regulator in low- power mode, all oscillators OFF	1.1	1.2	1.2	1.2	1.3	1.4	-	-	-		
	Supply current	V _{DDA} mo	LSI ON and IWDG ON	1.5	1.6	1.7	1.8	1.9	2.0	-	-	-		
	in Standby mode	>	LSI OFF and IWDG OFF	1	1.0	1.1	1.1	1.2	1.2	-	-	-		

Table 27. Typical and maximum current consumption in Stop and Standby modes	Table 27. Typical and maximum	current consum	ption in Sto	p and Standb	v modes
---	-------------------------------	----------------	--------------	--------------	---------

1. Data based on characterization results, not tested in production unless otherwise specified.

2. Data based on characterization results and tested in production (using one common test limit for sum of I_{DD} and I_{DDA}).



trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution: Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 31: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDIOx} \times f_{SW} \times C$$

where

 I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load

V_{DDIOx} is the I/O supply voltage

 $\rm f_{SW}$ is the I/O switching frequency

C is the total capacitance seen by the I/O pin: C = C_{INT} + C_{EXT} + C_S

 C_S is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.



On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 31*. The MCU is placed under the following conditions:

- All I/O pins are in analog mode
- All peripherals are disabled unless otherwise mentioned
- The given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on
- Ambient operating temperature and supply voltage conditions summarized in *Table 17: Voltage characteristics*

	Peripheral	Typical consumption at 25 °C	Unit	
	BusMatrix ⁽¹⁾	5		
	DMA1	7		
	SRAM	1		
	Flash memory interface	14		
	CRC	2		
АНВ	GPIOA	9		
АПЬ	GPIOB	12	µA/MHz	
	GPIOC	2		
	GPIOD	1		
	GPIOF	1		
	TSC	6		
	All AHB peripherals	55		

Table 31. Peripheral current consumption



High-speed internal 14 MHz (HSI14) RC oscillator (dedicated to ADC)

Symbol	Parameter	Conditions Min		Тур	Max	Unit	
f _{HSI14}	Frequency	-	-	14	-	MHz	
TRIM	HSI14 user-trimming step	-	-	-	1 ⁽²⁾	%	
DuCy _(HSI14)	Duty cycle	-	45 ⁽²⁾	-	55 ⁽²⁾	%	
	Accuracy of the HSI14 oscillator (factory calibrated)	$T_A = -40$ to 105 °C	-4.2 ⁽³⁾	-	5.1 ⁽³⁾	%	
ACC		T _A = −10 to 85 °C	-3.2 ⁽³⁾	-	3.1 ⁽³⁾	%	
ACC _{HSI14}		T _A = 0 to 70 °C	-2.5 ⁽³⁾	-	2.3 ⁽³⁾	%	
		T _A = 25 °C	-1	-	1	%	
t _{su(HSI14)}	HSI14 oscillator startup time	-	1 ⁽²⁾	-	2 ⁽²⁾	μs	
I _{DDA(HSI14)}	HSI14 oscillator power consumption	-	-	100	150 ⁽²⁾	μA	

Table 38. HSI14 oscillator characteristics⁽¹⁾

1. V_{DDA} = 3.3 V, T_A = -40 to 105 °C unless otherwise specified.

2. Guaranteed by design, not tested in production.

3. Data based on characterization results, not tested in production.





Figure 20. HSI14 oscillator accuracy characterization results







6.3.15 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor, $\mathsf{R}_{\mathsf{PU}}.$

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 20: General operating conditions*.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{IL(NRST)}	NRST input low level voltage	-	-	-	0.3 V _{DD} +0.07 ⁽¹⁾	v
V _{IH(NRST)}	NRST input high level voltage	-	0.445 V _{DD} +0.398 ⁽¹⁾	-	-	v
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	V _{IN} = V _{SS}	25	40	55	kΩ
V _{F(NRST)}	NRST input filtered pulse	-	-	-	100 ⁽¹⁾	ns
V	NRST input not filtered pulse	$2.7 < V_{DD} < 3.6$	< 3.6 300 ⁽³⁾ -	-	-	ns
V _{NF(NRST)}		$2.0 < V_{DD} < 3.6$	500 ⁽³⁾	-	_	115

Table 51. NRST pin characteristics

1. Data based on design simulation only. Not tested in production.

2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).

3. Data based on design simulation only. Not tested in production.



6.3.18 Comparator characteristics


Symbol	Parameter	Conditions		Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V _{DDA}	Analog supply voltage	-		V_{DD}	-	3.6	V
V _{IN}	Comparator input voltage range	-		0	-	V _{DDA}	-
V_{SC}	V _{REFINT} scaler offset voltage	-	-	±5	±10	mV	
t _{s_sc}	V _{REFINT} scaler startup time from power down	First V _{REFINT} scaler actipower on	vation after device	-	-	1000 (2)	ms
		Next activations		-	-	0.2	1
t _{START}	Comparator startup time	Startup time to reach pro specification	ppagation delay	-	-	60	μs
		Ultra-low power mode		-	2	4.5	
	Propagation delay for 200 mV step with 100 mV overdrive	Low power mode	-	0.7	1.5	μs	
		Medium power mode	-	0.3	0.6		
		High apood mode	V _{DDA} ≥ 2.7 V	-	50	100	- ns
+		High speed mode	V _{DDA} < 2.7 V	-	100	240	
t _D	Propagation delay for full range step with 100 mV overdrive	Ultra-low power mode		-	2	7	μs
		Low power mode	-	0.7	2.1		
		Medium power mode	-	0.3	1.2		
		High speed mode	V _{DDA} ≥ 2.7 V	-	90	180	ns
		nigh speed mode	V _{DDA} < 2.7 V	-	110	300	115
V _{offset}	Comparator offset error	-		-	±4	±10	mV
dV _{offset} /dT	Offset error temperature coefficient	-	-	18	-	µV/°C	
		Ultra-low power mode		-	1.2	1.5	μA
1	COMP current consumption	Low power mode		-	3	5	
I _{DD(COMP)}		Medium power mode	-	10	15		
		High speed mode	-	75	100		

Table 56. Comparator characteristics



7.4 UFQFPN48 package information

UFQFPN48 is a 48-lead, 7x7 mm, 0.5 mm pitch, ultra-thin fine-pitch quad flat package.





1. Drawing is not to scale.

- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- 3. There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.






Cumb of	millimeters			inches ⁽¹⁾			
Symbol	Min	Тур	Мах	Min	Тур	Max	
А	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.300	0.370	0.450	0.0118	0.0146	0.0177	
С	0.090	-	0.200	0.0035	-	0.0079	
D	8.800	9.000	9.200	0.3465	0.3543	0.3622	
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835	
D3	-	5.600	-	-	0.2205	-	
E	8.800	9.000	9.200	0.3465	0.3543	0.3622	
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835	
E3	-	5.600	-	-	0.2205	-	
е	-	0.800	-	-	0.0315	-	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
k	0°	3.5°	7°	0°	3.5°	7°	
CCC	-	-	0.100	-	-	0.0039	

Table 72.	LQFP32	package	mechanical	data
		pachage	meenamear	uutu

1. Values in inches are converted from mm and rounded to 4 decimal digits.





1. Dimensions are expressed in millimeters.



Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 54. UFQFPN32 package marking example

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



8 Ordering information

For a list of available options (memory, package, and so on) or for further information on any aspect of this device, please contact your nearest ST sales office.

mple: STM32 F ce family 32 = ARM-based 32-bit microcontroller Juct type General-purpose family Ce family Ce family Count Count	on sche	me			
32 = ARM-based 32-bit microcontroller Auct type General-purpose family = STM32F051xx count 32 pins 36 pins 48 pins 54 pins 7 code memory size 16 Kbyte 32 Kbyte 34 Kbyte 34 Kbyte 34 Kbyte 35 Kbyte 36 PP UFBGA _QFP UFQFPN WLCSP perature range -40 °C to +85 °C	051 R	8	Т	6	>
32 = ARM-based 32-bit microcontroller Auct type General-purpose family = STM32F051xx count 32 pins 36 pins 48 pins 54 pins 7 code memory size 16 Kbyte 32 Kbyte 34 Kbyte 34 Kbyte 34 Kbyte 35 Kbyte 36 PP UFBGA _QFP UFQFPN WLCSP perature range -40 °C to +85 °C					
32 = ARM-based 32-bit microcontroller Auct type General-purpose family = STM32F051xx count 32 pins 36 pins 48 pins 54 pins 7 code memory size 16 Kbyte 32 Kbyte 34 Kbyte 34 Kbyte 34 Kbyte 35 Kbyte 36 PP UFBGA _QFP UFQFPN WLCSP perature range -40 °C to +85 °C					
General-purpose family STM32F051xx count 32 pins 36 pins 48 pins 54 pins 54 pins r code memory size 16 Kbyte 32 Kbyte 34 Kbyte 34 Kbyte 34 Kbyte 35 Kbyte 36 GA _QFP JFQFPN JFQFPN VLCSP perature range -40 °C to +85 °C					
General-purpose family STM32F051xx count 32 pins 36 pins 48 pins 54 pins 54 pins r code memory size 16 Kbyte 32 Kbyte 34 Kbyte 34 Kbyte 34 Kbyte 35 Kbyte 36 GA _QFP JFQFPN JFQFPN VLCSP perature range -40 °C to +85 °C					
-family = STM32F051xx count 32 pins 36 pins 38 pins 54 pins 54 pins 6 Kbyte 32 Kbyte 54 Kbyte 54 DFBGA _QFP JFQFPN VLCSP perature range -40 °C to +85 °C					
= STM32F051xx count 32 pins 36 pins 48 pins 54 pins 7 code memory size 16 Kbyte 32 Kbyte 34 Kbyte 34 Kbyte 44 Kbyte 44 Kbyte 45 C to +85 °C					
= STM32F051xx count 32 pins 36 pins 48 pins 54 pins 7 code memory size 16 Kbyte 32 Kbyte 34 Kbyte 34 Kbyte 44 Kbyte 44 Kbyte 45 C to +85 °C					
count 32 pins 36 pins 38 pins 54 pins 54 pins 7 code memory size 16 Kbyte 32 Kbyte 34 Kbyte 32 Kbyte 34 Kbyte 32 Kbyte 34 Kbyte vage UFBGA _QFP UFQFPN WLCSP perature range -40 °C to +85 °C					
32 pins 36 pins 48 pins 54 pins 54 pins 7 code memory size 16 Kbyte 32 Kbyte 32 Kbyte 34 Kbyte 34 Kbyte 34 Kbyte 34 Kbyte 35 Kbyte 36 perature range 40 °C to +85 °C					
36 pins 48 pins 54 pins 54 pins r code memory size 16 Kbyte 32 Kbyte 32 Kbyte 34 Kbyte 34 Kbyte 4 Kbyte 4 Kbyte 4 Kbyte r code memory size 16 Kbyte 32 Kbyte 34 Kbyte 35 Kbyte 36 FP UFBGA _QFP UFQFPN WLCSP perature range -40 °C to +85 °C					
36 pins 48 pins 54 pins 54 pins r code memory size 16 Kbyte 32 Kbyte 32 Kbyte 34 Kbyte 34 Kbyte 4 Kbyte 4 Kbyte 4 Kbyte r code memory size 16 Kbyte 32 Kbyte 34 Kbyte 35 Kbyte 36 FP UFBGA _QFP UFQFPN WLCSP perature range -40 °C to +85 °C					
64 pins r code memory size 16 Kbyte 32 Kbyte 34 Kbyte xage JFBGA _QFP JFQFPN WLCSP perature range -40 °C to +85 °C					
r code memory size 16 Kbyte 32 Kbyte 34 Kbyte 34 Kbyte 35 Kbyte 36 Kbyte 37 Kbyte 38 Kbyte 39 Kbyte 39 Kbyte 30 Kbyte 30 Kbyte 30 Kbyte 30 Kbyte 30 Kbyte 30 Kbyte 31 Kbyte 32 Kbyte 32 Kbyte 33 Kbyte 34 Kbyte 34 Kbyte 35 Kbyte 35 Kbyte 36 Kbyte 37 Kbyte 38 Kbyte 39 Kbyte 39 Kbyte 39 Kbyte 30 Kby					
I6 Kbyte 32 Kbyte 34 Kbyte 34 Kbyte JFBGA _QFP JFQFPN WLCSP perature range -40 °C to +85 °C					
I6 Kbyte 32 Kbyte 34 Kbyte 34 Kbyte JFBGA _QFP JFQFPN WLCSP perature range -40 °C to +85 °C					
32 Kbyte 34 Kbyte xage JFBGA _QFP JFQFPN WLCSP perature range -40 °C to +85 °C					
s4 Kbyte kage UFBGA LQFP UFQFPN WLCSP perature range -40 °C to +85 °C					
UFBGA _QFP UFQFPN WLCSP perature range -40 °C to +85 °C					
UFBGA _QFP UFQFPN WLCSP perature range -40 °C to +85 °C					
UFQFPN WLCSP perature range -40 °C to +85 °C					
WLCSP perature range -40 °C to +85 °C					
perature range -40 °C to +85 °C					
-40 °C to +85 °C					
-40 °C to +85 °C					
-40 °C to +105 °C				J	
ons					

xxx = code ID of programmed parts (includes packing type) TR = tape and reel packing blank = tray packing



Date	Revision	Changes
06-Jan-2017	7	 Section 6: Electrical characteristics: Table 36: LSE oscillator characteristics (f_{LSE} = 32.768 kHz) - information on configuring different drive capabilities removed. See the corresponding reference manual. Table 24: Embedded internal reference voltage - V_{REFINT} values Table 55: DAC characteristics - min. R_{LOAD} to V_{DDA} defined Figure 29: SPI timing diagram - slave mode and CPHA = 0 and Figure 30: SPI timing diagram - slave mode and CPHA = 1 enhanced and corrected Section 8: Ordering information: The name of the section changed from the previous "Part numbering"

Table 76. Document revision history (continued)

