



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	HDMI-CEC, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	27
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 13x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-UFQFN Exposed Pad
Supplier Device Package	32-UFQFPN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f051k6u7tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F051xx microcontrollers.

This document should be read in conjunction with the STM32F0xxxx reference manual (RM0091). The reference manual is available from the STMicroelectronics website *www.st.com*.

For information on the ARM<sup>®</sup> Cortex<sup>®</sup>-M0 core, please refer to the Cortex<sup>®</sup>-M0 Technical Reference Manual, available from the www.arm.com website.





## 3.14 Timers and watchdogs

The STM32F051xx devices include up to six general-purpose timers, one basic timer and an advanced control timer.

Table 7 compares the features of the different timers.

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
Advanced control	TIM1	16-bit	Up, down, up/down	integer from 1 to 65536	Yes	4	3
	TIM2	32-bit	Up, down, up/down	integer from 1 to 65536	Yes	4	-
General purpose	TIM3	16-bit	Up, down, up/down	integer from 1 to 65536	Yes	4	-
	TIM14	16-bit	Up	integer from 1 to 65536	No	1	-
	TIM15	16-bit	Up	integer from 1 to 65536	Yes	2	1
	TIM16 TIM17	16-bit	Up	integer from 1 to 65536	Yes	1	1
Basic	TIM6	16-bit	Up	integer from 1 to 65536	Yes	-	-

 Table 7. Timer feature comparison

### 3.14.1 Advanced-control timer (TIM1)

The advanced-control timer (TIM1) can be seen as a three-phase PWM multiplexed on six channels. It has complementary PWM outputs with programmable inserted dead times. It can also be seen as a complete general-purpose timer. The four independent channels can be used for:

- input capture
- output compare
- PWM generation (edge or center-aligned modes)
- one-pulse mode output

If configured as a standard 16-bit timer, it has the same features as the TIMx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0-100%).

The counter can be frozen in debug mode.

Many features are shared with those of the standard timers which have the same architecture. The advanced control timer can therefore work together with the other timers via the Timer Link feature for synchronization or event chaining.



The RTC clock sources can be:

- a 32.768 kHz external crystal
- a resonator or oscillator
- the internal low-power RC oscillator (typical frequency of 40 kHz)
- the high-speed external clock divided by 32

# 3.16 Inter-integrated circuit interface (I<sup>2</sup>C)

Up to two I<sup>2</sup>C interfaces (I2C1 and I2C2) can operate in multimaster or slave modes. Both can support Standard mode (up to 100 kbit/s) and Fast mode (up to 400 kbit/s) and, I2C1 also supports Fast Mode Plus (up to 1 Mbit/s) with 20 mA output drive.

Both support 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (two addresses, one with configurable mask). They also include programmable analog and digital noise filters.

Aspect	Analog filter	Digital filter
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2Cx peripheral clocks
Benefits	Available in Stop mode	<ul> <li>Extra filtering capability vs.</li> <li>standard requirements</li> <li>Stable length</li> </ul>
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled.

Table 8. C	Comparison	of I <sup>2</sup> C analog	and digital filters
		•••••••••••••••••••••••••••••••••••••••	

In addition, I2C1 provides hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1 also has a clock domain independent from the CPU clock, allowing the I2C1 to wake up the MCU from Stop mode on address match.

The I2C peripherals can be served by the DMA controller.

Refer to Table 9 for the differences between I2C1 and I2C2.

Table 9. STM32F051xx I <sup>2</sup> C in	nplementation
--	---------------

I <sup>2</sup> C features <sup>(1)</sup>	I2C1	I2C2
7-bit addressing mode	Х	Х
10-bit addressing mode	Х	Х
Standard mode (up to 100 kbit/s)	Х	Х
Fast mode (up to 400 kbit/s)	Х	Х
Fast Mode Plus (up to 1 Mbit/s) with 20 mA output drive I/Os	Х	-
Independent clock	Х	-



#### Pinouts and pin descriptions



Figure 4. UFBGA64 package pinout





DocID022265 Rev 7



Na	me	Abbreviation	Definition			
Pin r	name	Unless otherwise safter reset is the safter re	specified in brackets below the pin name, the pin function during and ame as the actual pin name			
		S	Supply pin			
Pin	type	I	Input-only pin			
		I/O	Input / output pin			
		FT	5 V-tolerant I/O			
I/O structure		FTf 5 V-tolerant I/O, FM+ capable				
		ТТа	TTa 3.3 V-tolerant I/O directly connected to ADC			
		TC	TC Standard 3.3 V I/O			
		В	Dedicated BOOT0 pin			
RST Bidirectional reset pi			Bidirectional reset pin with embedded weak pull-up resistor			
No	tes	Unless otherwise s reset.	specified by a note, all I/Os are set as floating inputs during and after			
Alternate Pin functions		Functions selected through GPIOx_AFR registers				
functions	Additional functions	Functions directly selected/enabled through peripheral registers				

|--|

### Table 13. Pin definitions

	Ρ	in nu	umbe	er						Pin functions		
LQFP64	UFBGA64	LQFP48/UFQFPN48	WLCSP36	LQFP32	UFQFPN32	Pin name (function upon reset)	Pin type	Pin type I/O structure Notes		Alternate functions	Additional functions	
1	B2	1	-	-	-	VBAT	S	-	-	Backup power supply		
2	A2	2	A6	-	-	PC13	I/O	TC	(1)(2)	-	RTC_TAMP1, RTC_TS, RTC_OUT, WKUP2	
3	A1	3	B6	-	-	PC14-OSC32_IN (PC14)	I/O	тс	(1)(2)	-	OSC32_IN	
4	B1	4	C6	-	-	PC15-OSC32_OUT (PC15)	I/O	тс	(1)(2)	-	OSC32_OUT	
5	C1	5	B5	2	2	PF0-OSC_IN (PF0)	I/O	FT	-	-	OSC_IN	
6	D1	6	C5	3	3	PF1-OSC_OUT (PF1)	I/O	FT	-	-	OSC_OUT	



	Table 15. Alternate functions selected through GPIOB_AFR registers for port B									
Pin name	AF0	AF1	AF2	AF3						
PB0	EVENTOUT	TIM3_CH3	TIM1_CH2N	TSC_G3_IO2						
PB1	TIM14_CH1	TIM3_CH4	TIM1_CH3N	TSC_G3_IO3						
PB2				TSC_G3_IO4						
PB3	SPI1_SCK, I2S1_CK	EVENTOUT	TIM2_CH2	TSC_G5_IO1						
PB4	SPI1_MISO, I2S1_MCK	TIM3_CH1	EVENTOUT	TSC_G5_IO2						
PB5	SPI1_MOSI, I2S1_SD	TIM3_CH2	TIM16_BKIN	I2C1_SMBA						
PB6	USART1_TX	I2C1_SCL	TIM16_CH1N	TSC_G5_IO3						
PB7	USART1_RX	I2C1_SDA	TIM17_CH1N	TSC_G5_IO4						
PB8	CEC	I2C1_SCL	TIM16_CH1	TSC_SYNC						
PB9	IR_OUT	I2C1_SDA	TIM17_CH1	EVENTOUT						
PB10	CEC	I2C2_SCL	TIM2_CH3	TSC_SYNC						
PB11	EVENTOUT	I2C2_SDA	TIM2_CH4	TSC_G6_IO1						
PB12	SPI2_NSS	EVENTOUT	TIM1_BKIN	TSC_G6_IO2						
PB13	SPI2_SCK		TIM1_CH1N	TSC_G6_IO3						
PB14	SPI2_MISO	TIM15_CH1	TIM1_CH2N	TSC_G6_IO4						
PB15	SPI2_MOSI	TIM15_CH2	TIM1_CH3N	TIM15_CH1N						

DocID022265 Rev 7

38/122

STM32F051x4 STM32F051x6 STM32F051x8

5

### Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode •
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the f<sub>HCLK</sub> frequency:
  - 0 wait state and Prefetch OFF from 0 to 24 MHz \_
  - 1 wait state and Prefetch ON above 24 MHz
- When the peripherals are enabled  $f_{PCLK} = f_{HCLK}$

The parameters given in Table 25 to Table 31 are derived from tests performed under ambient temperature and supply voltage conditions summarized in Table 20: General operating conditions.

				All	periphe	erals en	abled	All	periphe	erals dis	abled							
Symbol Parameter		Conditions	f <sub>HCLK</sub>	<b>-</b>	Max @ T <sub>A</sub> <sup>(1)</sup>			Tun	Μ	lax @ T <sub>/</sub>	(1)	Unit						
	Typ         25 °C         85 °C           48 MHz         22.0         22.8         22.8		105 °C	тур	25 °C	85 °C	105 °C											
		HSF	48 MHz	22.0	22.8	22.8	23.8	11.8	12.7	12.7	13.3							
		bypass,	32 MHz	15.0	15.5	15.5	16.0	7.6	8.7	8.7	9.0							
	Supply	PLL on	24 MHz	12.2	13.2	13.2	13.6	7.2	7.9	7.9	8.1							
	current in	HSE	8 MHz	4.4	5.2	5.2	5.4	2.7	2.9	2.9	3.0							
	Run mode, code	bypass, PLL off	1 MHz	1.0	1.3	1.3	1.4	0.7	0.9	0.9	0.9							
	executing from Elash		48 MHz	22.0	22.8	22.8	23.8	11.8	12.7	12.7	13.3							
I <sub>DD</sub>	memory	HSI clock, PLL on	32 MHz	15.0	15.5	15.5	16.0	7.6	8.7	8.7	9.0							
			24 MHz	12.2	13.2	13.2	13.6	7.2	7.9	7.9	8.1							
		HSI clock, PLL off	8 MHz	4.4	5.2	5.2	5.4	2.7	2.9	2.9	3.0							
		HSF	48 MHz	22.2	23.2 <sup>(2)</sup>	23.2	24.4 <sup>(2)</sup>	12.0	12.7 <sup>(2)</sup>	12.7	13.3 <sup>(2)</sup>	ШA						
		bypass, PLL on	32 MHz	15.4	16.3	16.3	16.8	7.8	8.7	8.7	9.0							
			24 MHz	11.2	12.2	12.2	12.8	6.2	7.9	7.9	8.1							
	Supply	HSE bypass, PLL off	8 MHz	4.0	4.5	4.5	4.7	1.9	2.9	2.9	3.0							
	Run mode,		1 MHz	0.6	0.8	0.8	0.9	0.3	0.6	0.6	0.7							
	executing		48 MHz	22.2	23.2	23.2	24.4	12.0	12.7	12.7	13.3							
	from RAM	HSI clock, PLL on	32 MHz	15.4	16.3	16.3	16.8	7.8	8.7	8.7	9.0							
			24 MHz	11.2	12.2	12.2	12.8	6.2	7.9	7.9	8.1							
								HSI clock, PLL off	8 MHz	4.0	4.5	4.5	4.7	1.9	2.9	2.9	3.0	

Table 2	25. Typical a	and max	imum curren	t consumptio	n from V <sub>D</sub>	<sub>D</sub> at 3.6 V



	Peripheral	Typical consumption at 25 °C	Unit
	APB-Bridge <sup>(2)</sup>	3	
	SYSCFG	3	
	ADC <sup>(3)</sup>	5	
	TIM1	17	
	SPI1	10	
	USART1	19	
	TIM15	11	
	TIM16	8	
	TIM17	8	
	DBG (MCU Debug Support)	0.5	
	TIM2	17	
APB	TIM3	13	µA/MHz
	TIM6	3	
	TIM14	6	
	WWDG	1	
	SPI2	7	
	USART2	7	
	I2C1	4	
	I2C2	5	
	DAC	2	
	PWR	1	
	CEC	2	
	All APB peripherals	149	

 Table 31. Peripheral current consumption (continued)

1. The BusMatrix automatically is active when at least one master is ON (CPU or DMA1)

2. The APBx Bridge is automatically active when at least one peripheral is ON on the same Bus.

3. The power consumption of the analog part ( $I_{DDA}$ ) of peripherals such as ADC is not included. Refer to the tables of characteristics in the subsequent sections.



### 6.3.6 Wakeup time from low-power mode

The wakeup times given in *Table 32* are the latency between the event and the execution of the first user instruction. The device goes in low-power mode after the WFE (Wait For Event) instruction, in the case of a WFI (Wait For Interruption) instruction, 16 CPU cycles must be added to the following timings due to the interrupt latency in the Cortex M0 architecture.

The SYSCLK clock source setting is kept unchanged after wakeup from Sleep mode. During wakeup from Stop or Standby mode, SYSCLK takes the default setting: HSI 8 MHz.

The wakeup source from Sleep and Stop mode is an EXTI line configured in event mode. The wakeup source from Standby mode is the WKUP1 pin (PA0).

All timings are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 20: General operating conditions*.

Symbol	Peromotor	Conditions	Typ @Vdd = Vdda				Mox	Unit	
	Farameter		= 2.0 V	= 2.4 V	= 2.7 V	= 3 V	= 3.3 V	IVIAX (	Unit
t <sub>WUSTOP</sub> Wa	Wakeup from Stop	Regulator in run mode	3.2	3.1	2.9	2.9	2.8	5	
	mode	Regulator in low power mode	7.0	5.8	5.2	4.9	4.6	9	
t <sub>wustandby</sub>	Wakeup from Standby mode	-	60.4	55.6	53.5	52	51	-	μs
t <sub>WUSLEEP</sub>	Wakeup from Sleep mode	-		4 SYSCLK cycles			-		

 Table 32. Low-power mode wakeup timings

### 6.3.7 External clock source characteristics

### High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in Section 6.3.14. However, the recommended clock input waveform is shown in *Figure 15: High-speed external clock source AC timing diagram*.

Symbol	Parameter <sup>(1)</sup>	Min	Тур	Max	Unit	
f <sub>HSE_ext</sub>	User external clock source frequency	-	8	32	MHz	
V <sub>HSEH</sub>	OSC_IN input pin high level voltage	0.7 V <sub>DDIOx</sub>	-	V <sub>DDIOx</sub>	V	
V <sub>HSEL</sub>	OSC_IN input pin low level voltage	OSC_IN input pin low level voltage V <sub>SS</sub> -		0.3 V <sub>DDIOx</sub>	v	
t <sub>w(HSEH)</sub> t <sub>w(HSEL)</sub>	OSC_IN high or low time	15	-	-	ns	
t <sub>r(HSE)</sub> t <sub>f(HSE)</sub>	OSC_IN rise or fall time	-	-	20	113	

Table 33. High-speed external user clock characteristics



1. Guaranteed by design, not tested in production.



Figure 15. High-speed external clock source AC timing diagram

### Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in *Section 6.3.14*. However, the recommended clock input waveform is shown in *Figure 16*.

Symbol	Parameter <sup>(1)</sup>	Min	Тур	Мах	Unit
f <sub>LSE_ext</sub>	User external clock source frequency	-	32.768	1000	kHz
$V_{LSEH}$	OSC32_IN input pin high level voltage	0.7 V <sub>DDIOx</sub>	-	V <sub>DDIOx</sub>	V
$V_{LSEL}$	OSC32_IN input pin low level voltage	V <sub>SS</sub>	-	0.3 V <sub>DDIOx</sub>	v
t <sub>w(LSEH)</sub> t <sub>w(LSEL)</sub>	OSC32_IN high or low time	450	-	-	nc
t <sub>r(LSE)</sub> t <sub>f(LSE)</sub>	OSC32_IN rise or fall time	-	-	50	115

Table 34. Low-speed external user clock characteristics

1. Guaranteed by design, not tested in production.







### **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink or source up to +/- 20 mA (with a relaxed  $V_{OL}/V_{OH}$ ).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 6.2:

- The sum of the currents sourced by all the I/Os on V<sub>DDIOx</sub>, plus the maximum consumption of the MCU sourced on V<sub>DD</sub>, cannot exceed the absolute maximum rating ΣI<sub>VDD</sub> (see *Table 17: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V<sub>SS</sub>, plus the maximum consumption of the MCU sunk on V<sub>SS</sub>, cannot exceed the absolute maximum rating ΣI<sub>VSS</sub> (see *Table 17: Voltage characteristics*).

### **Output voltage levels**

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 20: General operating conditions*. All I/Os are CMOS- and TTL-compliant (FT, TTa or TC unless otherwise specified).

Symbol	Parameter	Conditions	Min	Max	Unit	
V <sub>OL</sub>	Output low level voltage for an I/O pin	CMOS port <sup>(2)</sup>		0.4		
V <sub>OH</sub>	Output high level voltage for an I/O pin	I <sub>IO</sub>   = 8 mA V <sub>DDIOx</sub> ≥ 2.7 V	V <sub>DDIOx</sub> –0.4	-	V	
V <sub>OL</sub>	Output low level voltage for an I/O pin	TTL port <sup>(2)</sup>	-	0.4		
V <sub>OH</sub>	Output high level voltage for an I/O pin	I <sub>IO</sub>   = 8 mA V <sub>DDIOx</sub> ≥ 2.7 V	2.4	-	V	
V <sub>OL</sub> <sup>(3)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub>   = 20 mA	-	1.3	V	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	V <sub>DDIOx</sub> ≥2.7 V	V <sub>DDIOx</sub> -1.3	-	v	
V <sub>OL</sub> <sup>(3)</sup>	Output low level voltage for an I/O pin	11.1=6 mA	-	0.4	V	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	1101 – 0 MA	V <sub>DDIOx</sub> -0.4	-	v	
V <sub>OLFm+</sub> <sup>(3)</sup>	Output low level voltage for an FTf I/O pin in	I <sub>IO</sub>   = 20 mA V <sub>DDIOx</sub> ≥ 2.7 V	-	0.4	V	
		I <sub>IO</sub>   = 10 mA	-	0.4	V	

### Table 49. Output voltage characteristics<sup>(1)</sup>

1. The I<sub>IO</sub> current sourced or sunk by the device must always respect the absolute maximum rating specified in Table 17: Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings  $\Sigma I_{IO}$ .

2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

3. Data based on characterization results. Not tested in production.



## 6.3.19 Temperature sensor characteristics

Table	57.	тs	characteristics
IUNIO	••••		

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>SENSE</sub> linearity with temperature	-	± 1	± 2	°C
Avg_Slope <sup>(1)</sup>	Average slope	4.0	4.3	4.6	mV/°C
V <sub>30</sub>	Voltage at 30 °C (± 5 °C) <sup>(2)</sup>	1.34	1.43	1.52	V
t <sub>START</sub> <sup>(1)</sup>	ADC_IN16 buffer startup time	-	-	10	μs
t <sub>S_temp</sub> <sup>(1)</sup>	ADC sampling time when reading the temperature	4	-	-	μs

1. Guaranteed by design, not tested in production.

2. Measured at  $V_{DDA}$  = 3.3 V ± 10 mV. The  $V_{30}$  ADC conversion result is stored in the TS\_CAL1 byte. Refer to Table 3: Temperature sensor calibration values.

## 6.3.20 V<sub>BAT</sub> monitoring characteristics

Symbol	Parameter	Min	Тур	Мах	Unit
R	Resistor bridge for V <sub>BAT</sub>	-	2 x 50	-	kΩ
Q	Ratio on V <sub>BAT</sub> measurement		2	-	-
Er <sup>(1)</sup>	Error on Q	-1	-	+1	%
t <sub>S_vbat</sub> <sup>(1)</sup>	ADC sampling time when reading the $V_{BAT}$	4	-	-	μs

### Table 58. V<sub>BAT</sub> monitoring characteristics

1. Guaranteed by design, not tested in production.

### 6.3.21 Timer characteristics

The parameters given in the following tables are guaranteed by design.

Refer to Section 6.3.14: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>res(TIM)</sub>	Timer resolution time	-	-	1	-	t <sub>TIMxCLK</sub>
		f <sub>TIMxCLK</sub> = 48 MHz	-	20.8	-	ns
f <sub>EXT</sub> Timer external clock frequency on CH1 to CH4	-	-	f <sub>TIMxCLK</sub> /2	-	MHz	
	CH4	f <sub>TIMxCLK</sub> = 48 MHz	-	24	-	MHz
	16-bit timer maximum period	-	-	2 <sup>16</sup>	-	t <sub>TIMxCLK</sub>
tury count		f <sub>TIMxCLK</sub> = 48 MHz	-	1365	-	μs
<sup>I</sup> MAX_COUNT	32-bit counter	-	-	2 <sup>32</sup>	-	t <sub>TIMxCLK</sub>
	maximum period	f <sub>TIMxCLK</sub> = 48 MHz	-	89.48	-	s



Symbol	Parameter	Min	Max	Unit
t <sub>AF</sub>	Maximum width of spikes that are suppressed by the analog filter	50 <sup>(2)</sup>	260 <sup>(3)</sup>	ns

Table 62. I<sup>2</sup>C analog filter characteristics<sup>(1)</sup>

1. Guaranteed by design, not tested in production.

2. Spikes with widths below  $t_{AF(min)}$  are filtered.

3. Spikes with widths above  $t_{AF(max)}$  are not filtered

# SPI/I<sup>2</sup>S characteristics

Unless otherwise specified, the parameters given in *Table 63* for SPI or in *Table 64* for  $I^2S$  are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and supply voltage conditions summarized in *Table 20: General operating conditions*.

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I<sup>2</sup>S).

Symbol	Parameter	Conditions	Min	Max	Unit	
f <sub>SCK</sub>	SDI clock froguency	Master mode	-	18		
1/t <sub>c(SCK)</sub>	SPI Clock frequency	Slave mode	-	18	IVITIZ	
$t_{r(SCK)} \ t_{f(SCK)}$	SPI clock rise and fall time	Capacitive load: C = 15 pF	-	6	ns	
t <sub>su(NSS)</sub>	NSS setup time	Slave mode	4Tpclk	-		
t <sub>h(NSS)</sub>	NSS hold time	Slave mode	2Tpclk + 10	-		
t <sub>w(SCKH)</sub> t <sub>w(SCKL)</sub>	SCK high and low time	Master mode, f <sub>PCLK</sub> = 36 MHz, presc = 4	Tpclk/2 -2	Tpclk/2 + 1		
t <sub>su(MI)</sub> Dete insut eature time	Data input satur timo	Master mode	4	-		
t <sub>su(SI)</sub>	Data input setup time	Slave mode	5	-		
t <sub>h(MI)</sub>	Data input hold time	Master mode	4	-		
t <sub>h(SI)</sub>		Slave mode	5	-	ns	
t <sub>a(SO)</sub> <sup>(2)</sup>	Data output access time	Slave mode, f <sub>PCLK</sub> = 20 MHz	0	3Tpclk		
t <sub>dis(SO)</sub> <sup>(3)</sup>	Data output disable time	Slave mode	0	18		
t <sub>v(SO)</sub>	Data output valid time	Slave mode (after enable edge)	-	22.5		
t <sub>v(MO)</sub>	Data output valid time	Master mode (after enable edge)	-	6		
t <sub>h(SO)</sub>	Data output hold time	Slave mode (after enable edge)	11.5	-		
t <sub>h(MO)</sub>		Master mode (after enable edge)	2	-		
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	25	75	%	

Table	63.	SPI	characteristics(	1)	)
-------	-----	-----	------------------	----	---

1. Data based on characterization results, not tested in production.

2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z





### Figure 33. I<sup>2</sup>S master timing diagram (Philips protocol)

- 1. Data based on characterization results, not tested in production.
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.



Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Тур	Мах	Min	Тур	Мах
E3	-	7.500	-	-	0.2953	-
е	-	0.500	-	-	0.0197	-
К	0°	3.5°	7°	0°	3.5°	7°
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
CCC	-	-	0.080	-	-	0.0031

Table 67. LQFP64 package mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.



Figure 38. Recommended footprint for LQFP64 package

1. Dimensions are expressed in millimeters.



# 7.4 UFQFPN48 package information

UFQFPN48 is a 48-lead, 7x7 mm, 0.5 mm pitch, ultra-thin fine-pitch quad flat package.





1. Drawing is not to scale.

- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- 3. There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.





Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Тур	Мах	Min	Тур	Мах
F	-	0.3025	-	-	0.0119	-
G	-	0.3515	-	-	0.0138	-
aaa	-	-	0.100	-	-	0.0039
bbb	-	-	0.100	-	-	0.0039
ccc	-	-	0.100	-	-	0.0039
ddd	-	-	0.050	-	-	0.0020
eee	-	-	0.050	-	-	0.0020

Table 70. WLCSP36 package mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.

2. Back side coating.

3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.



### Figure 47. Recommended pad footprint for WLCSP36 package

### Table 71. WLCSP36 recommended PCB design rules

Dimension	Recommended values
Pitch	0.4 mm
Dpad	260 μm max. (circular) 220 μm recommended
Dsm	300 μm min. (for 260 μm diameter pad)
PCB pad design	Non-solder mask defined via underbump allowed



### **Device marking**

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.



### Figure 48. WLCSP36 package marking example

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32F051xx at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

### **Example 1: High-performance application**

Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax}$  = 82 °C (measured according to JESD51-2), I<sub>DDmax</sub> = 50 mA, V<sub>DD</sub> = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I<sub>OL</sub> = 8 mA, V<sub>OL</sub>= 0.4 V and maximum 8 I/Os used at the same time in output at low level with I<sub>OL</sub> = 20 mA, V<sub>OL</sub>= 1.3 V

 $P_{INTmax} = 50 \text{ mA} \times 3.5 \text{ V} = 175 \text{ mW}$ 

P<sub>IOmax</sub> = 20 × 8 mA × 0.4 V + 8 × 20 mA × 1.3 V = 272 mW

This gives:  $P_{INTmax}$  = 175 mW and  $P_{IOmax}$  = 272 mW:

P<sub>Dmax</sub> = 175 + 272 = 447 mW

Using the values obtained in *Table 74* T<sub>Jmax</sub> is calculated as follows:

- For LQFP64, 45 °C/W

T<sub>Jmax</sub> = 82 °C + (45 °C/W × 447 mW) = 82 °C + 20.115 °C = 102.115 °C

This is within the range of the suffix 6 version parts ( $-40 < T_J < 105 \text{ °C}$ ) see *Table 20: General operating conditions*.

In this case, parts must be ordered at least with the temperature range suffix 6 (see *Section 8: Ordering information*).

With this given  $P_{Dmax}$  we can find the  $T_{Amax}$  allowed for a given device temperature range (order code suffix 6 or 7).

Suffix 6:  $T_{Amax} = T_{Jmax} - (45^{\circ}C/W \times 447 \text{ mW}) = 105\text{-}20.115 = 84.885 ^{\circ}C$ Suffix 7:  $T_{Amax} = T_{Jmax} - (45^{\circ}C/W \times 447 \text{ mW}) = 125\text{-}20.115 = 104.885 ^{\circ}C$ 

#### **Example 2: High-temperature application**

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature  $T_J$  remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax} = 100 \text{ °C}$  (measured according to JESD51-2),  $I_{DDmax} = 20 \text{ mA}, V_{DD} = 3.5 \text{ V}$ , maximum 20 I/Os used at the same time in output at low level with  $I_{OL} = 8 \text{ mA}, V_{OL} = 0.4 \text{ V}$   $P_{INTmax} = 20 \text{ mA} \times 3.5 \text{ V} = 70 \text{ mW}$   $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$ This gives:  $P_{INTmax} = 70 \text{ mW}$  and  $P_{IOmax} = 64 \text{ mW}$ :  $P_{Dmax} = 70 + 64 = 134 \text{ mW}$ 

Thus: P<sub>Dmax</sub> = 134 mW



Note:

DocID022265 Rev 7

#### IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved

DocID022265 Rev 7

