



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	HDMI-CEC, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	55
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 19x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-UFBGA
Supplier Device Package	64-UFBGA (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f051r8h7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

In Standby mode, it is put in power down mode. In this mode, the regulator output is in high impedance and the kernel circuitry is powered down, inducing zero consumption (but the contents of the registers and SRAM are lost).

#### 3.5.4 Low-power modes

The STM32F051xx microcontrollers support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

#### Stop mode

Stop mode achieves very low power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low power mode.

The device can be woken up from Stop mode by any of the EXTI lines. The EXTI line source can be one of the 16 external lines, the PVD output, RTC, I2C1, USART1,, COMPx or the CEC.

The CEC, USART1 and I2C1 peripherals can be configured to enable the HSI RC oscillator so as to get clock for processing incoming data. If this is used when the voltage regulator is put in low power mode, the regulator is first switched to normal mode before the clock is provided to the given peripheral.

#### • Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the RTC domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pins, or an RTC event occurs.

Note: The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop or Standby mode.

### 3.6 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example on failure of an indirectly used external crystal, resonator or oscillator).

Several prescalers allow the application to configure the frequency of the AHB and the APB domains. The maximum frequency of the AHB and the APB domains is 48 MHz.



#### 3.10.3 V<sub>BAT</sub> battery voltage monitoring

This embedded hardware feature allows the application to measure the V<sub>BAT</sub> battery voltage using the internal ADC channel ADC\_IN18. As the V<sub>BAT</sub> voltage may be higher than V<sub>DDA</sub>, and thus outside the ADC input range, the V<sub>BAT</sub> pin is internally connected to a bridge divider by 2. As a consequence, the converted digital value is half the V<sub>BAT</sub> voltage.

## 3.11 Digital-to-analog converter (DAC)

The 12-bit buffered DAC channels can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in non-inverting configuration.

This digital Interface supports the following features:

- Left or right data alignment in 12-bit mode
- Synchronized update capability
- DMA capability
- External triggers for conversion

Five DAC trigger inputs are used in the device. The DAC is triggered through the timer trigger outputs and the DAC interface is generating its own DMA requests.

## 3.12 Comparators (COMP)

The device embeds two fast rail-to-rail low-power comparators with programmable reference voltage (internal or external), hysteresis and speed (low speed for low power) and with selectable output polarity.

The reference voltage can be one of the following:

- External I/O
- DAC output pins
- Internal reference voltage or submultiple (1/4, 1/2, 3/4).Refer to *Table 24: Embedded internal reference voltage* for the value and precision of the internal reference voltage.

Both comparators can wake up from STOP mode, generate interrupts and breaks for the timers and can be also combined into a window comparator.

### **3.13** Touch sensing controller (TSC)

The STM32F051xx devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 18 capacitive sensing channels distributed over 6 analog I/O groups.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (glass, plastic...). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists in charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. To limit the CPU bandwidth usage, this acquisition is directly managed by the



I <sup>2</sup> C features <sup>(1)</sup>	I2C1	I2C2
SMBus	Х	-
Wakeup from STOP	Х	-

Table 9. STM32F051xx I <sup>2</sup> C implementation (	(continued)
--	-------------

1. X = supported.

# 3.17 Universal synchronous/asynchronous receiver/transmitter (USART)

The device embeds up to two universal synchronous/asynchronous receivers/transmitters (USART1, USART2) which communicate at speeds of up to 6 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 DE signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. USART1 supports also SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability and auto baud rate feature, and has a clock domain independent of the CPU clock, allowing to wake up the MCU from Stop mode.

The USART interfaces can be served by the DMA controller.

USART modes/features <sup>(1)</sup>	USART1	USART2
Hardware flow control for modem	Х	Х
Continuous communication using DMA	Х	х
Multiprocessor communication	Х	х
Synchronous mode	Х	х
Smartcard mode	Х	-
Single-wire half-duplex communication	Х	х
IrDA SIR ENDEC block	Х	-
LIN mode	Х	-
Dual clock domain and wakeup from Stop mode	Х	-
Receiver timeout interrupt	Х	-
Modbus communication	Х	-
Auto baud rate detection	Х	-
Driver Enable	Х	х

#### Table 10. STM32F051xx USART implementation

1. X = supported.



## 3.18 Serial peripheral interface (SPI) / Inter-integrated sound interface (I<sup>2</sup>S)

Up to two SPIs are able to communicate up to 18 Mbit/s in slave and master modes in fullduplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

One standard I<sup>2</sup>S interface (multiplexed with SPI1) supporting four different audio standards can operate as master or slave at half-duplex communication mode. It can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by an 8-bit programmable linear prescaler. When operating in master mode, it can output a clock for an external audio component at 256 times the sampling frequency.

SPI features <sup>(1)</sup>	SPI1	SPI2
Hardware CRC calculation	Х	Х
Rx/Tx FIFO	Х	Х
NSS pulse mode	Х	Х
I <sup>2</sup> S mode	Х	-
TI mode	Х	Х

1. X = supported.

## 3.19 High-definition multimedia interface (HDMI) - consumer electronics control (CEC)

The device embeds a HDMI-CEC controller that provides hardware support for the Consumer Electronics Control (CEC) protocol (Supplement 1 to the HDMI standard).

This protocol provides high-level control functions between all audiovisual products in an environment. It is specified to operate at low speeds with minimum processing and memory overhead. It has a clock domain independent from the CPU clock, allowing the HDMI\_CEC controller to wakeup the MCU from Stop mode on data reception.

## 3.20 Serial wire debug port (SW-DP)

An ARM SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.



<u> 1157</u>
--------------

#### Table 14. Alternate functions selected through GPIOA\_AFR registers for port A AF0 AF1 AF2 AF3 Pin name AF4 AF5 AF7 AF6 USART2 CTS TIM2 CH1 ETR TSC G1 IO1 COMP1 OUT PA0 --EVENTOUT USART2\_RTS TIM2\_CH2 TSC\_G1\_IO2 PA1 \_ TIM15\_CH1 USART2\_TX TIM2\_CH3 TSC\_G1\_IO3 COMP2\_OUT PA2 ---PA3 TIM15 CH2 USART2 RX TIM2\_CH4 TSC G1 IO4 ----SPI1\_NSS, I2S1\_WS USART2\_CK TSC\_G2\_IO1 TIM14\_CH1 PA4 \_ --\_ SPI1\_SCK, I2S1\_CK CEC TIM2\_CH1\_ETR TSC\_G2\_IO2 PA5 \_ -\_ TSC G2 103 EVENTOUT COMP1 OUT PA6 SPI1 MISO, I2S1 MCK TIM3 CH1 TIM1 BKIN TIM16 CH1 SPI1\_MOSI, I2S1\_SD TIM3\_CH2 TIM1\_CH1N TSC\_G2\_IO4 TIM14\_CH1 TIM17\_CH1 EVENTOUT COMP2\_OUT PA7 PA8 МСО USART1 CK TIM1\_CH1 **EVENTOUT** \_ \_ USART1 TX TIM15 BKIN TIM1 CH2 TSC G4 IO1 PA9 ----TIM17\_BKIN USART1 RX TIM1 CH3 TSC\_G4\_IO2 PA10 ----EVENTOUT COMP1 OUT PA11 USART1\_CTS TIM1 CH4 TSC\_G4\_IO3 ---EVENTOUT USART1\_RTS TIM1 ETR TSC\_G4\_IO4 COMP2 OUT PA12 ---SWDIO IR\_OUT PA13 \_ ---SWCLK USART2\_TX PA14

**EVENTOUT** 

TIM2 CH1 ETR

-

-

\_

\_

-

-

-

STM32F051x4 STM32F051x6 STM32F051x8

DocID022265 Rev 7

PA15

SPI1 NSS, I2S1 WS

USART2 RX

37/122

Symbol	Ratings	Max.	Unit
ΣI <sub>VDD</sub>	Total current into sum of all VDD power lines (source) <sup>(1)</sup>	120	
ΣI <sub>VSS</sub>	Total current out of sum of all VSS ground lines (sink) <sup>(1)</sup>	-120	
I <sub>VDD(PIN)</sub>	Maximum current into each VDD power pin (source) <sup>(1)</sup>	100	
I <sub>VSS(PIN)</sub>	Maximum current out of each VSS ground pin (sink) <sup>(1)</sup>	-100	
	Output current sunk by any I/O and control pin	25	
I <sub>IO(PIN)</sub>	Output current source by any I/O and control pin	-25	
ΣI	Total output current sunk by sum of all I/Os and control pins <sup>(2)</sup>	80	
ΣΙ <sub>ΙΟ(ΡΙΝ)</sub>	Total output current sourced by sum of all I/Os and control pins <sup>(2)</sup>	-80	mA
	Injected current on B, FT and FTf pins	-5/+0 <sup>(4)</sup>	
I <sub>INJ(PIN)</sub> <sup>(3)</sup>	Injected current on TC and RST pin	± 5	
	Injected current on TTa pins <sup>(5)</sup>	± 5	1
ΣI <sub>INJ(PIN)</sub>	Total injected current (sum of all I/O and control pins) <sup>(6)</sup>	± 25	

#### Table 18. Current characteristics

1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power supply, in the permitted range.

2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.

3. A positive injection is induced by  $V_{IN} > V_{DDIOx}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ .  $I_{INJ(PIN)}$  must never be exceeded. Refer to *Table 17: Voltage characteristics* for the maximum allowed input voltage values.

4. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.

On these I/Os, a positive injection is induced by V<sub>IN</sub> > V<sub>DDA</sub>. Negative injection disturbs the analog performance of the device. See note <sup>(2)</sup> below *Table 54: ADC accuracy*.

6. When several inputs are submitted to a current injection, the maximum  $\Sigma I_{INJ(PIN)}$  is the absolute sum of the positive and negative injected currents (instantaneous values).

#### Table 19. Thermal characteristics

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	–65 to +150	°C
TJ	Maximum junction temperature	150	°C



				All peripherals enabled				All peripherals disabled					
Symbol	Parameter	Conditions	f <sub>HCLK</sub>	Tun	Μ	lax @ T,	A <sup>(1)</sup>	Tun	N	lax @ T,	Unit		
				Тур	25 °C	85 °C	105 °C	Тур	25 °C	85 °C	105 °C		
		HSE	48 MHz	14.0	15.3 <sup>(2)</sup>	15.3	16.0 <sup>(2)</sup>	2.8	3.0 <sup>(2)</sup>	3.0	3.2 <sup>(2)</sup>		
		bypass,	32 MHz	9.5	10.2	10.2	10.7	2.0	2.1	2.1	2.3		
	Supply current in Sleep - mode	PLL on	24 MHz	7.3	7.8	7.8	8.3	1.5	1.7	1.7	1.9		
		Cummbu	HSE	8 MHz	2.6	2.9	2.9	3.0	0.6	0.8	0.8	0.8	
I <sub>DD</sub>		urrent in PLL off	1 MHz	0.4	0.6	0.6	0.6	0.2	0.4	0.4	0.4	mA	
		de	48 MHz	14.0	15.3	15.3	16.0	3.8	4.0	4.1	4.2		
		HSI clock, PLL on	32 MHz	9.5	10.2	10.2	10.7	2.6	2.7	2.8	2.8		
			24 MHz	7.3	7.8	7.8	8.3	2.0	2.1	2.1	2.1		
		HSI clock, PLL off	8 MHz	2.6	2.9	2.9	3.0	0.6	0.8	0.8	0.8		

Table 25. Typical and maximum current consumption from V<sub>DD</sub> at 3.6 V (continued)

1. Data based on characterization results, not tested in production unless otherwise specified.

2. Data based on characterization results and tested in production (using one common test limit for sum of  $I_{DD}$  and  $I_{DDA}$ ).

					V <sub>DDA</sub>	= 2.4 V			V <sub>DDA</sub>	= 3.6 V	,	
Symbol	Parameter	Conditions (1)	f <sub>HCLK</sub>	Turn	М	ax @ T <sub>A</sub>	(2)	Turn	Max @ T <sub>A</sub> <sup>(2)</sup>			Unit
				Тур	25 °C	85 °C	105 °C	Тур	25 °C	85 °C	105 °C	
		HSE	48 MHz	150	170 <sup>(3)</sup>	178	182 <sup>(3)</sup>	164	183 <sup>(3)</sup>	195	198 <sup>(3)</sup>	
	bypas	bypass,	32 MHz	104	121	126	128	113	129	135	138	
	Supply current in		24 MHz	82	96	100	103	88	102	106	108	
	Run or	Sleep bypass, mode, PLL off	8 MHz	2.0	2.7	3.1	3.3	3.5	3.8	4.1	4.4	
I <sub>DDA</sub>			1 MHz	2.0	2.7	3.1	3.3	3.5	3.8	4.1	4.4	μA
	executing		48 MHz	220	240	248	252	244	263	275	278	
from Flas memory o RAM	from Flash	HSI clock, PLL on	32 MHz	174	191	196	198	193	209	215	218	
	-	memory or		24 MHz	152	167	173	174	168	183	190	192
		HSI clock, PLL off	8 MHz	72	79	82	83	83.5	91	94	95	

Table 26. Typical and maximum current consumption from the  $\rm V_{DDA}$  supply

 Current consumption from the V<sub>DDA</sub> supply is independent of whether the digital peripherals are enabled or disabled, being in Run or Sleep mode or executing from Flash memory or RAM. Furthermore, when the PLL is off, I<sub>DDA</sub> is independent of clock frequencies.

2. Data based on characterization results, not tested in production unless otherwise specified.

3. Data based on characterization results and tested in production (using one common test limit for sum of  $I_{DD}$  and  $I_{DDA}$ ).



#### **Electrical characteristics**

Symbol	Parameter	Conditions <sup>(1)</sup>	I/O toggling frequency (f <sub>SW</sub> )	Тур	Unit
			4 MHz	0.07	
		V <sub>DDIOx</sub> = 3.3 V	8 MHz	0.15	
		C =C <sub>INT</sub>	16 MHz	0.31	
			24 MHz	0.53	
			48 MHz	0.92	
			4 MHz	0.18	
		V <sub>DDIOx</sub> = 3.3 V	8 MHz	0.37	
		C <sub>EXT</sub> = 0 pF	16 MHz	0.76	
		$C = C_{INT} + C_{EXT} + C_{S}$	24 MHz	1.39	
			48 MHz	2.188	
	I/O current consumption		4 MHz	0.32	mA
		$V_{DDIOx}$ = 3.3 V $C_{EXT}$ = 10 pF C = C <sub>INT</sub> + C <sub>EXT</sub> + C <sub>S</sub>	8 MHz	0.64	
			16 MHz	1.25	
			24 MHz	2.23	
I <sub>SW</sub>			48 MHz	4.442	
1210		onsumption $V_{DDIOx} = 3.3 V$ $C_{EXT} = 22 pF$ $C = C_{INT} + C_{EXT} + C_S$	4 MHz	0.49	
			8 MHz	0.94	
			16 MHz	2.38	
			24 MHz	3.99	
			4 MHz	0.64	
		V <sub>DDIOx</sub> = 3.3 V C <sub>EXT</sub> = 33 pF	8 MHz	1.25	-
		$C_{EXT} = 35 \mu\text{F}$ $C = C_{INT} + C_{EXT} + C_{S}$	16 MHz	3.24	
			24 MHz	5.02	
		V <sub>DDIOx</sub> = 3.3 V	4 MHz	0.81	
		C <sub>EXT</sub> = 47 pF	8 MHz	1.7	-
		$C = C_{INT} + C_{EXT} + C_S$ $C = C_{int}$	16 MHz	3.67	
		V <sub>DDIOx</sub> = 2.4 V	4 MHz	0.66	
		$C_{EXT} = 47 \text{ pF}$	8 MHz	1.43	
		$C = C_{INT} + C_{EXT} + C_{S}$	16 MHz	2.45	
		C = C <sub>int</sub>	24 MHz	4.97	

Table 30.	Switching	output I/O	current	consumption
-----------	-----------	------------	---------	-------------

1. C<sub>S</sub> = 7 pF (estimated value).



	Peripheral	Typical consumption at 25 °C	Unit			
	APB-Bridge <sup>(2)</sup>	3				
	SYSCFG	3				
	ADC <sup>(3)</sup>	5				
	TIM1	17				
	SPI1	10				
	USART1	19				
	TIM15	11				
	TIM16	8				
	TIM17	8				
	DBG (MCU Debug Support)	0.5				
	TIM2	17				
APB	TIM3	13	µA/MHz			
	TIM6	3				
	TIM14	6				
	WWDG	1				
	SPI2	7				
	USART2	7				
	I2C1	4				
	I2C2	5				
	DAC	2				
	PWR	1				
	CEC	2				
	All APB peripherals	149				

 Table 31. Peripheral current consumption (continued)

1. The BusMatrix automatically is active when at least one master is ON (CPU or DMA1)

2. The APBx Bridge is automatically active when at least one peripheral is ON on the same Bus.

3. The power consumption of the analog part ( $I_{DDA}$ ) of peripherals such as ADC is not included. Refer to the tables of characteristics in the subsequent sections.



#### High-speed internal (HSI) RC oscillator

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit	
f <sub>HSI</sub>	Frequency	-	-	8	-	MHz	
TRIM	HSI user trimming step	-	-	-	1 <sup>(2)</sup>	%	
DuCy <sub>(HSI)</sub>	Duty cycle	-	45 <sup>(2)</sup>	-	55 <sup>(2)</sup>	%	
ACC <sub>HSI</sub> Accuracy of the HSI oscillator	T <sub>A</sub> = -40 to 105°C	-2.8 <sup>(3)</sup>	-	3.8 <sup>(3)</sup>			
	Accuracy of the HSI	T <sub>A</sub> = -10 to 85°C	-1.9 <sup>(3)</sup>	-	2.3 <sup>(3)</sup>	%	
		T <sub>A</sub> = 0 to 85°C	-1.9 <sup>(3)</sup>	-	2 <sup>(3)</sup>		
	oscillator	$T_A = 0$ to 70°C	-1.3 <sup>(3)</sup>	-	2 <sup>(3)</sup>		
		$T_A = 0$ to 55°C	-1 <sup>(3)</sup>	-	2 <sup>(3)</sup>		
		$T_A = 25^{\circ}C^{(4)}$	-1	-	1		
t <sub>su(HSI)</sub>	HSI oscillator startup time	-	1 <sup>(2)</sup>	-	2 <sup>(2)</sup>	μs	
I <sub>DDA(HSI)</sub>	HSI oscillator power consumption	-	-	80	100 <sup>(2)</sup>	μA	


#### Table 37. HSI oscillator characteristics<sup>(1)</sup>

1.  $V_{DDA}$  = 3.3 V,  $T_A$  = -40 to 105°C unless otherwise specified.

2. Guaranteed by design, not tested in production.

3. Data based on characterization results, not tested in production.

4. Factory calibrated, parts not soldered.



#### Figure 19. HSI oscillator accuracy characterization results for soldered parts



Tuble 40. Lob absolute maximum rutings							
Symbol	Ratings	Conditions	Packages	Class	Maximum value <sup>(1)</sup>	Unit	
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	$T_A = +25 \degree C$ , conforming to JESD22-A114	All	2	2000	V	
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	$T_A = +25 \degree C$ , conforming to ANSI/ESD STM5.3.1	All	C3	250	V	

 Table 45. ESD absolute maximum ratings

1. Data based on characterization results, not tested in production.

#### Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

#### Table 46. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_A$ = +105 °C conforming to JESD78A	II level A

#### 6.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DDIOx}$  (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

#### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5  $\mu$ A/+0  $\mu$ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in Table 47.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.



#### Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 23* and *Table 50*, respectively. Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 20: General operating conditions*.

OSPEEDRy [1:0] value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Мах	Unit	
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>		-	2	MHz	
x0	t <sub>f(IO)out</sub>	Output fall time	C <sub>L</sub> = 50 pF	-	125	ns	
	t <sub>r(IO)out</sub>	Output rise time		-	125	115	
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>		-	10	MHz	
01	t <sub>f(IO)out</sub>	Output fall time	C <sub>L</sub> = 50 pF	-	25	ns	
	t <sub>r(IO)out</sub>	Output rise time		-	25	115	
			$C_L$ = 30 pF, $V_{DDIOx} \ge 2.7 V$	-	50		
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>	$C_L = 50 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	= 50 pF, V <sub>DDIOx</sub> ≥ 2.7 V -		MHz	
			$C_L$ = 50 pF, $V_{DDIOx}$ < 2.7 V	-	20		
			$C_L$ = 30 pF, $V_{DDIOx} \ge 2.7 V$	-	5		
11	t <sub>f(IO)out</sub>	Output fall time	$C_L = 50 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	-	8		
			$C_L$ = 50 pF, $V_{DDIOx}$ < 2.7 V	-	12		
			$C_L = 30 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	-	5		
	t <sub>r(IO)out</sub>	Output rise time	$C_L = 50 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	-	8		
			$C_L$ = 50 pF, $V_{DDIOx}$ < 2.7 V	-	12		
Fm+	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>		-	2	MHz	
configuration	t <sub>f(IO)out</sub>	Output fall time	C <sub>L</sub> = 50 pF	-	12	-	
(4)	t <sub>r(IO)out</sub>	Output rise time		-	34	ns	
-	t <sub>EXTIpw</sub>	Pulse width of external signals detected by the EXTI controller	-	10	-	ns	

Table 50	. I/O	AC	characteristics <sup>(1)(2)</sup>
----------	-------	----	-----------------------------------

1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the STM32F0xxxx RM0091 reference manual for a description of GPIO Port configuration register.

2. Guaranteed by design, not tested in production.

3. The maximum frequency is defined in *Figure 23*.

4. When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the STM32F0xxxx reference manual RM0091 for a detailed description of Fm+ I/O configuration.



## 7.2 LQFP64 package information

LQFP64 is a 64-pin, 10 x 10 mm low-profile quad flat package.




Figure 37. LQFP64 package outline


1. Drawing is not to scale.


Symbol	millimeters				inches <sup>(1)</sup>	ches <sup>(1)</sup>	
Symbol	Min	Тур	Max	Min	Тур	Max	
А	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
с	0.090	-	0.200	0.0035	-	0.0079	
D	-	12.000	-	-	0.4724	-	
D1	-	10.000	-	-	0.3937	-	
D3	-	7.500	-	-	0.2953	-	
E	-	12.000	-	-	0.4724	-	
E1	-	10.000	-	-	0.3937	-	



## 7.3 LQFP48 package information

LQFP48 is a 48-pin, 7 x 7 mm low-profile quad flat package.





1. Drawing is not to scale.






Figure 52. UFQFPN32 package outline

1. Drawing is not to scale.


- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- 3. There is an exposed die pad on the underside of the UFQFPN package. This pad is used for the device ground and must be connected. It is referred to as pin 0 in *Table: Pin definitions*.



		millimeters			inches <sup>(1)</sup>	
Symbol	Min	Тур	Мах	Min	Тур	Мах
А	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
A3	-	0.152	-	-	0.0060	-
b	0.180	0.230	0.280	0.0071	0.0091	0.0110
D	4.900	5.000	5.100	0.1929	0.1969	0.2008
D1	3.400	3.500	3.600	0.1339	0.1378	0.1417
D2	3.400	3.500	3.600	0.1339	0.1378	0.1417
E	4.900	5.000	5.100	0.1929	0.1969	0.2008
E1	3.400	3.500	3.600	0.1339	0.1378	0.1417
E2	3.400	3.500	3.600	0.1339	0.1378	0.1417
е	-	0.500	-	-	0.0197	-
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
ddd	-	-	0.080	-	-	0.0031

Table 73. UFQFPN32 package mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.



#### Figure 53. Recommended footprint for UFQFPN32 package

1. Dimensions are expressed in millimeters.






#### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.



#### Figure 54. UFQFPN32 package marking example

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.




Using the values obtained in *Table* 74  $T_{Jmax}$  is calculated as follows:


- For LQFP64, 45 °C/W
- $T_{Jmax} = 100 \text{ °C} + (45 \text{ °C/W} \times 134 \text{ mW}) = 100 \text{ °C} + 6.03 \text{ °C} = 106.03 \text{ °C}$

This is above the range of the suffix 6 version parts ( $-40 < T_J < 105 \text{ °C}$ ).

In this case, parts must be ordered at least with the temperature range suffix 7 (see *Section 8: Ordering information*) unless we reduce the power dissipation in order to be able to use suffix 6 parts.

Refer to *Figure 55* to select the required temperature range (suffix 6 or 7) according to your ambient temperature or power requirements.







## 9 Revision history

Date	Revision	Changes
05-Apr-2012	1	Initial release
		Updated <i>Table: STM32F051xx family device features and peripheral counts</i> for SPI and I <sup>2</sup> C in 32-pin package.
25-Apr-2012	2	Corrected Group 3 pin order in <i>Table: Capacitive sensing GPIOs available on STM32F051xx devices.</i>
		Updated the current consumption values in Section: Electrical characteristics.
		Updated Table: HSI14 oscillator characteristics
		Features reorganized and <i>Figure: Block diagram</i> structure changed.
		Added LQFP32 package.
		Updated Section: Cyclic redundancy check calculation unit (CRC).
		Modified the number of priority levels in Section: Nested vectored interrupt controller (NVIC).
		Added note 3. for PB2 and PB8, changed TIM2_CH_ETR into TIM2_CH1_ETR in <i>Table: Pin definitions</i> and <i>Table: Alternate functions selected through GPIOA_AFR registers for port A.</i> Added <i>Table: Alternate functions selected through GPIOB_AFR registers for port B.</i>
23-Jul-2012	3	Updated I <sub>VDD</sub> , I <sub>VSS</sub> , and I <sub>INJ(PIN)</sub> in <i>Table: Current characteristics.</i>
		Updated ACC <sub>HSI</sub> in <i>Table: HSI oscillator characteristics</i> and <i>Table: HSI14 oscillator characteristics</i> .
		Updated Table: I/O current injection susceptibility.
		Added BOOT0 input low and high level voltage in <i>Table: I/O</i> static characteristics.
		Modified number of pins in V <sub>OL</sub> and V <sub>OH</sub> description, and changed condition for V <sub>OLFM+</sub> in <i>Table: Output voltage characteristics.</i>
		Changed $V_{DD}$ to $V_{DDA}$ in Figure: Typical connection diagram using the ADC.
		Updated Ts_temp in Table: TS characteristics.
		Updated Figure: I/O AC characteristics definition.

#### Table 76. Document revision history



Date	Revision	Changes
		Modified datasheet title.
		Added packages UFQFPN48 and UFBGA64.
		Replaced "backup domain with "RTC domain" throughout the document.
		Changed SRAM value from "4 to 8 Kbyte" to "8 Kbyte"
		Replaced IWWDG with IWDG in Figure: Block diagram.
		Added inputs LSI and LSE to the multiplexer in <i>Figure: Clock tree</i> .
		Added feature "Reference clock detection" in Section: Real-time clock (RTC) and backup registers.
		Modified junction temperature in Table: Thermal characteristics.
		Renamed Table: Internal voltage reference calibration values.
		Replaced $V_{DD}$ with $V_{DDA}$ and $V_{RERINT}$ with $\Delta V_{REFINT}$ in <i>Table: Embedded internal reference voltage.</i>
		Rephrased introduction of Section: Touch sensing controller (TSC).
13-Jan-2014	4	Rephrased Section: Voltage regulator.
		Added sentence "If this is used when the voltage regulator is put in low power mode" under "Stop mode" in <i>Section: Low-power</i> modes.
		Removed sentence "The internal voltage reference is also connected to ADC_IN17 input channel of the ADC." in <i>Section: Comparators (COMP).</i>
		Removed feature "Periodic wakeup from Stop/Standby" in Section: Real-time clock (RTC) and backup registers.
		Replaced I <sub>DD</sub> with I <sub>DDA</sub> in <i>Table: HSI oscillator characteristics,</i> <i>Table: HSI14 oscillator characteristics</i> and <i>Table: LSI oscillator</i>
		characteristics.
		Moved section "Wakeup time from low-power mode" to Section 6.3.6 and rephrased the section.
		Added lines D2 and E2 in <i>Table: UFQFPN48 – 7 x 7 mm, 0.5</i>
		mm pitch, package mechanical data.
		Added "The peripheral clock used is 48 MHz." in Section <i>On-</i> <i>chip peripheral current consumption.</i>

Table 76. Document revision history (continued)

