



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	HDMI-CEC, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	55
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 19x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f051r8t6tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 2 Description

The STM32F051xx microcontrollers incorporate the high-performance ARM<sup>®</sup> Cortex<sup>®</sup>-M0 32-bit RISC core operating at up to 48 MHz frequency, high-speed embedded memories (up to 64 Kbytes of Flash memory and 8 Kbytes of SRAM), and an extensive range of enhanced peripherals and I/Os. All devices offer standard communication interfaces (up to two I<sup>2</sup>Cs, up to two SPIs, one I<sup>2</sup>S, one HDMI CEC and up to two USARTs), one 12-bit ADC, one 12-bit DAC, six 16-bit timers, one 32-bit timer and an advanced-control PWM timer.

The STM32F051xx microcontrollers operate in the -40 to +85  $^{\circ}$ C and -40 to +105  $^{\circ}$ C temperature ranges, from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

The STM32F051xx microcontrollers include devices in seven different packages ranging from 32 pins to 64 pins with a die form also available upon request. Depending on the device chosen, different sets of peripherals are included.

These features make the STM32F051xx microcontrollers suitable for a wide range of applications such as application control and user interfaces, hand-held equipment, A/V receivers and digital TV, PC peripherals, gaming and GPS platforms, industrial applications, PLCs, inverters, printers, scanners, alarm systems, video intercoms and HVACs.



hardware touch sensing controller and only requires few external components to operate. For operation, one capacitive sensing GPIO in each group is connected to an external capacitor and cannot be used as effective touch sensing channel.

The touch sensing controller is fully supported by the STMTouch touch sensing firmware library, which is free to use and allows touch sensing functionality to be implemented reliably in the end application.

Group	Capacitive sensing signal name	Pin name	Group	Capacitive sensing signal name	Pin name
	TSC_G1_IO1	PA0		TSC_G4_IO1	PA9
1	TSC_G1_IO2	PA1	1	TSC_G4_IO2	PA10
	TSC_G1_IO3	PA2	4	TSC_G4_IO3	PA11
	TSC_G1_IO4	PA3		TSC_G4_IO4	PA12
	TSC_G2_IO1	PA4		TSC_G5_IO1	PB3
2	TSC_G2_IO2	PA5	5	TSC_G5_IO2	PB4
2	TSC_G2_IO3	PA6	5	TSC_G5_IO3	PB6
	TSC_G2_IO4	PA7		TSC_G5_IO4	PB7
	TSC_G3_IO1	PC5		TSC_G6_IO1	PB11
3	TSC_G3_IO2	PB0	6	TSC_G6_IO2	PB12
5	TSC_G3_IO3	PB1	0	TSC_G6_IO3	PB13
	TSC_G3_IO4	PB2		TSC_G6_IO4	PB14

 Table 5. Capacitive sensing GPIOs available on STM32F051xx devices

Table 6.	Effective number	of capacitive	sensing cl	hannels on S	FM32F051xx
----------	------------------	---------------	------------	--------------	------------

	Number of capacitive sensing channels							
Analog I/O group	STM32F051Rx	STM32F051Cx	STM32F051Tx	STM32F051KxU (UFQFPN32)	STM32F051KxT (LQFP32)			
G1	3	3	3	3	3			
G2	3	3	3	3	3			
G3	3	2	2	2	1			
G4	3	3	3	3	3			
G5	3	3	3	3	3			
G6	3	3	0	0	0			
Number of capacitive sensing channels	18	17	14	14	13			

### Pinouts and pin descriptions



Figure 4. UFBGA64 package pinout







# 5 Memory mapping

To the difference of STM32F051x8 memory map in *Figure 10*, the two bottom code memory spaces of STM32F051x4/STM32F051x6 end at 0x0000 3FFF/0x0000 7FFF and 0x0800 3FFF/0x0000 7FFF, respectively.







Bus	Boundary address	Size	Peripheral
	0x4800 1800 - 0x5FFF FFFF	~384 MB	Reserved
	0x4800 1400 - 0x4800 17FF	1 KB	GPIOF
	0x4800 1000 - 0x4800 13FF	1 KB	Reserved
	0x4800 0C00 - 0x4800 0FFF	1 KB	GPIOD
ANDZ	0x4800 0800 - 0x4800 0BFF	1 KB	GPIOC
	0x4800 0400 - 0x4800 07FF	1 KB	GPIOB
	0x4800 0000 - 0x4800 03FF	1 KB	GPIOA
	0x4002 4400 - 0x47FF FFFF	~128 MB	Reserved
	0x4002 4000 - 0x4002 43FF	1 KB	TSC
	0x4002 3400 - 0x4002 3FFF	3 KB	Reserved
	0x4002 3000 - 0x4002 33FF	1 KB	CRC
	0x4002 2400 - 0x4002 2FFF	3 KB	Reserved
AHB1	0x4002 2000 - 0x4002 23FF	1 KB	Flash memory interface
	0x4002 1400 - 0x4002 1FFF	3 KB	Reserved
	0x4002 1000 - 0x4002 13FF	1 KB	RCC
	0x4002 0400 - 0x4002 0FFF	3 KB	Reserved
	0x4002 0000 - 0x4002 03FF	1 KB	DMA
	0x4001 8000 - 0x4001 FFFF	32 KB	Reserved
	0x4001 5C00 - 0x4001 7FFF	9 KB	Reserved
	0x4001 5800 - 0x4001 5BFF	1 KB	DBGMCU
	0x4001 4C00 - 0x4001 57FF	3 KB	Reserved
	0x4001 4800 - 0x4001 4BFF	1 KB	TIM17
	0x4001 4400 - 0x4001 47FF	1 KB	TIM16
	0x4001 4000 - 0x4001 43FF	1 KB	TIM15
	0x4001 3C00 - 0x4001 3FFF	1 KB	Reserved
	0x4001 3800 - 0x4001 3BFF	1 KB	USART1
	0x4001 3400 - 0x4001 37FF	1 KB	Reserved
	0x4001 3000 - 0x4001 33FF	1 KB	SPI1/I2S1
APB	0x4001 2C00 - 0x4001 2FFF	1 KB	TIM1
	0x4001 2800 - 0x4001 2BFF	1 KB	Reserved
	0x4001 2400 - 0x4001 27FF	1 KB	ADC
	0x4001 0800 - 0x4001 23FF	7 KB	Reserved
	0x4001 0400 - 0x4001 07FF	1 KB	EXTI
	0x4001 0000 - 0x4001 03FF	1 KB	SYSCFG + COMP
	0x4000 8000 - 0x4000 FFFF	32 KB	Reserved

# Table 16. STM32F051xx peripheral register boundary addresses



# 6.1.7 Current consumption measurement



## Figure 14. Current consumption measurement scheme



Table	Table 25. Frogrammable Voltage detector characteristics (continued)							
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
V <sub>PVD6</sub>	PVD threshold 6	Rising edge	2.66	2.78	2.9	V		
		Falling edge	2.56	2.68	2.8	V		
	PVD threshold 7	Rising edge	2.76	2.88	3	V		
♥PVD7		Falling edge	2.66	2.78	2.9	V		
V <sub>PVDhyst</sub> <sup>(1)</sup>	PVD hysteresis	-	-	100	-	mV		
I <sub>DD(PVD)</sub>	PVD current consumption	-	-	0.15	0.26 <sup>(1)</sup>	μA		

 Table 23. Programmable voltage detector characteristics (continued)

1. Guaranteed by design, not tested in production.

# 6.3.4 Embedded reference voltage

The parameters given in *Table 24* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 20: General operating conditions*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>REFINT</sub>	Internal reference voltage	–40 °C < T <sub>A</sub> < +105 °C	1.2	1.23	1.25	V
t <sub>START</sub>	ADC_IN17 buffer startup time	-	-	-	10 <sup>(1)</sup>	μs
t <sub>S_vrefint</sub>	ADC sampling time when reading the internal reference voltage	-	4 <sup>(1)</sup>	-	-	μs
$\Delta V_{REFINT}$	Internal reference voltage spread over the temperature range	V <sub>DDA</sub> = 3 V	-	-	10 <sup>(1)</sup>	mV
T <sub>Coeff</sub>	Temperature coefficient	-	- 100 <sup>(1)</sup>	-	100 <sup>(1)</sup>	ppm/°C

Table 24. Embedded internal reference voltage

1. Guaranteed by design, not tested in production.

# 6.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 14: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.



Symbol	Parameter	6	Typical con Run i	sumption in node	Typical con Sleep	sumption in mode	Unit
Symbol	Farameter	HCLK	Peripherals enabled	Peripherals disabled	Peripherals enabled	Peripherals disabled	Unit
		48 MHz	23.2	13.3	13.2	3.1	
		36 MHz	17.6	10.3	10.1	2.6	
		32 MHz	15.6	9.3	9.0	2.4	
	Current	24 MHz	12.1	7.4	7.0	2.0	
	consumption	16 MHz	8.4	5.1	5.0	1.6	m۸
'DD	from V <sub>DD</sub>	8 MHz	4.5	3.0	2.8	1.1	ША
	suppiy	4 MHz	2.8	2.0	2.0	1.1	
		2 MHz	1.9	1.5	1.5	1.0	
		1 MHz	1.5	1.3	1.3	1.0	
		500 kHz	1.2	1.2	1.1	1.0	
		48 MHz		15	51		
		36 MHz		11	13		
		32 MHz		1(	01		
	Current	24 MHz		7	9		
1	consumption	16 MHz		5	7		
'DDA	from V <sub>DDA</sub>	8 MHz		2	.2		μΑ
	Suppry	4 MHz		2	.2		
		2 MHz		2	.2		
		1 MHz		2	.2		
		500 kHz		2	.2		

### Table 29. Typical current consumption, code executing from Flash memory, running from HSE 8 MHz crystal

# I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

## I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 48: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt



## **On-chip peripheral current consumption**

The current consumption of the on-chip peripherals is given in *Table 31*. The MCU is placed under the following conditions:

- All I/O pins are in analog mode
- All peripherals are disabled unless otherwise mentioned
- The given value is calculated by measuring the current consumption
  - with all peripherals clocked off
  - with only one peripheral clocked on
- Ambient operating temperature and supply voltage conditions summarized in *Table 17: Voltage characteristics*

Peripheral		Typical consumption at 25 °C	Unit	
	BusMatrix <sup>(1)</sup>	5		
	DMA1	7		
	SRAM	1		
	Flash memory interface	14		
	CRC	2		
	GPIOA	9		
АПБ	GPIOB	12	μΑνινιτίΖ	
	GPIOC	2		
	GPIOD	1		
	GPIOF	1		
	TSC	6		
	All AHB peripherals	55		

#### Table 31. Peripheral current consumption



# High-speed internal 14 MHz (HSI14) RC oscillator (dedicated to ADC)

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit	
f <sub>HSI14</sub>	Frequency	-	-	14	-	MHz	
TRIM	HSI14 user-trimming step	-	-	-	1 <sup>(2)</sup>	%	
DuCy <sub>(HSI14)</sub>	Duty cycle	-	45 <sup>(2)</sup>	-	55 <sup>(2)</sup>	%	
		T <sub>A</sub> = -40 to 105 °C	-4.2 <sup>(3)</sup>	-	5.1 <sup>(3)</sup>	%	
ACC	Accuracy of the HSI14 oscillator (factory calibrated)	T <sub>A</sub> = −10 to 85 °C	-3.2 <sup>(3)</sup>	-	3.1 <sup>(3)</sup>	%	
ACC <sub>HSI14</sub>		T <sub>A</sub> = 0 to 70 °C	-2.5 <sup>(3)</sup>	-	2.3 <sup>(3)</sup>	%	
		T <sub>A</sub> = 25 °C	-1	-	1	%	
t <sub>su(HSI14)</sub>	HSI14 oscillator startup time	-	1 <sup>(2)</sup>	-	2 <sup>(2)</sup>	μs	
I <sub>DDA(HSI14)</sub>	HSI14 oscillator power consumption	-	_	100	150 <sup>(2)</sup>	μA	

# Table 38. HSI14 oscillator characteristics<sup>(1)</sup>

1. V<sub>DDA</sub> = 3.3 V, T<sub>A</sub> = -40 to 105 °C unless otherwise specified.

2. Guaranteed by design, not tested in production.

3. Data based on characterization results, not tested in production.



### Figure 20. HSI14 oscillator accuracy characterization results





Figure 24. Recommended NRST pin protection

1. The external capacitor protects the device against parasitic resets.

 The user must ensure that the level on the NRST pin can go below the V<sub>IL(NRST)</sub> max level specified in Table 51: NRST pin characteristics. Otherwise the reset will not be taken into account by the device.

# 6.3.16 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 52* are derived from tests performed under the conditions summarized in *Table 20: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DDA</sub>	Analog supply voltage for ADC ON	-	2.4	-	3.6	V
I <sub>DDA (ADC)</sub>	Current consumption of the $ADC^{(1)}$	V <sub>DDA</sub> = 3.3 V	-	0.9	-	mA
f <sub>ADC</sub>	ADC clock frequency	-	0.6	-	14	MHz
f <sub>S</sub> <sup>(2)</sup>	Sampling rate	12-bit resolution	0.043	-	1	MHz
f <sub>TRIG</sub> <sup>(2)</sup>	External trigger frequency	f <sub>ADC</sub> = 14 MHz, 12-bit resolution	-	-	823	kHz
		12-bit resolution	-	-	17	1/f <sub>ADC</sub>
V <sub>AIN</sub>	Conversion voltage range	-	0	-	V <sub>DDA</sub>	V
R <sub>AIN</sub> <sup>(2)</sup>	External input impedance	See <i>Equation 1</i> and <i>Table 53</i> for details	-	-	50	kΩ
R <sub>ADC</sub> <sup>(2)</sup>	Sampling switch resistance	-	-	-	1	kΩ
C <sub>ADC</sub> <sup>(2)</sup>	Internal sample and hold capacitor	-	-	-	8	pF
+ (2)(3)	Calibration time	f <sub>ADC</sub> = 14 MHz	5.9			μs
$t_{CAL}$ <sup>(2)(3)</sup>		-	83			1/f <sub>ADC</sub>

Table 52. ADC characteristics



Symbol	Parameter	Conditio	ons	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
		No hysteresis (COMPxHYST[1:0]=00)	-	-	0	-	
			High speed mode	3		13	
		(COMPxHYST[1:0]=01)	All other power modes	5	8	10	
V <sub>hys</sub>	Comparator hysteresis	Medium hysteresis (COMPxHYST[1:0]=10)	High speed mode	7		26	mV
			All other power modes	9	15	19	
		High hystoresis	High speed mode	18		49	
		(COMPxHYST[1:0]=11)	All other power modes	19	31	40	

### Table 56. Comparator characteristics (continued)

1. Data based on characterization results, not tested in production.

2. For more details and conditions see Figure 28: Maximum  $V_{REFINT}$  scaler startup time from power down.



## Figure 28. Maximum $V_{\text{REFINT}}$ scaler startup time from power down



Prescaler divider	PR[2:0] bits	Min timeout RL[11:0]= 0x000	Max timeout RL[11:0]= 0xFFF	Unit		
/4	0	0.1	409.6			
/8	1	0.2	819.2			
/16	2	0.4	1638.4			
/32	3	0.8	3276.8	ms		
/64	4	1.6	6553.6			
/128	5	3.2	13107.2			
/256	6 or 7	6.4	26214.4			

Table 60. IWDG min/max timeout period at 40 kHz (LSI)<sup>(1)</sup>

1. These timings are given for a 40 kHz clock but the microcontroller internal RC frequency can vary from 30 to 60 kHz. Moreover, given an exact RC oscillator frequency, the exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

Prescaler	WDGTB	Min timeout value	Max timeout value	Unit
1	0	0.0853	5.4613	
2	1	0.1706	10.9226	me
4	2	0.3413	21.8453	1115
8	3	0.6826	43.6906	

Table 61. WWDG min/max timeout value at 48 MHz (PCLK)

# 6.3.22 Communication interfaces

# I<sup>2</sup>C interface characteristics

The  $I^2C$  interface meets the timings requirements of the  $I^2C$ -bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I<sup>2</sup>C timings requirements are guaranteed by design when the I2Cx peripheral is properly configured (refer to Reference manual).

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and  $V_{DDIOx}$  is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement. Refer to Section 6.3.14: I/O port characteristics for the I<sup>2</sup>C I/Os characteristics.

All I<sup>2</sup>C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:





Figure 31. SPI timing diagram - master mode

1. Measurement points are done at CMOS levels: 0.3  $V_{\text{DD}}$  and 0.7  $V_{\text{DD}}$ 

Table 64. I<sup>2</sup>S characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Мах	Unit
f <sub>CK</sub> 1/t <sub>c(CK)</sub>	I <sup>2</sup> S clock frequency	Master mode (data: 16 bits, Audio frequency = 48 kHz)	1.597	1.601	MHz
		Slave mode	0	6.5	
t <sub>r(CK)</sub>	I <sup>2</sup> S clock rise time		-	10	
t <sub>f(CK)</sub>	I <sup>2</sup> S clock fall time	Capacitive load CL - 15 pr	-	12	
t <sub>w(CKH)</sub>	I <sup>2</sup> S clock high time	Master f <sub>PCLK</sub> = 16 MHz, audio	306	-	
t <sub>w(CKL)</sub>	I <sup>2</sup> S clock low time	frequency = 48 kHz	312	-	
t <sub>v(WS)</sub>	WS valid time	Master mode	2	-	115
t <sub>h(WS)</sub>	WS hold time	Master mode	2	-	
t <sub>su(WS)</sub>	WS setup time	Slave mode	7	-	
t <sub>h(WS)</sub>	WS hold time	Slave mode	0	-	
DuCy(SCK)	I <sup>2</sup> S slave input clock duty cycle	Slave mode	25	75	%



Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Тур	Max	Min	Тур	Max
А	0.460	0.530	0.600	0.0181	0.0209	0.0236
b	0.170	0.280	0.330	0.0067	0.0110	0.0130
D	4.850	5.000	5.150	0.1909	0.1969	0.2028
D1	3.450	3.500	3.550	0.1358	0.1378	0.1398
E	4.850	5.000	5.150	0.1909	0.1969	0.2028
E1	3.450	3.500	3.550	0.1358	0.1378	0.1398
е	-	0.500	-	-	0.0197	-
F	0.700	0.750	0.800	0.0276	0.0295	0.0315
ddd	-	-	0.080	-	-	0.0031
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

### Table 65. UFBGA64 package mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.

## Figure 35. Recommended footprint for UFBGA64 package



## Table 66. UFBGA64 recommended PCB design rules

Dimension	Recommended values
Pitch	0.5
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.280 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.100 mm



## **Device marking**

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.



## Figure 36. UFBGA64 package marking example

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



# 7.2 LQFP64 package information

LQFP64 is a 64-pin, 10 x 10 mm low-profile quad flat package.



Figure 37. LQFP64 package outline

1. Drawing is not to scale.

Table 67. LQFP64	l package	mechanical	data
------------------	-----------	------------	------

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	-	12.000	-	-	0.4724	-
D1	-	10.000	-	-	0.3937	-
D3	-	7.500	-	-	0.2953	-
E	-	12.000	-	-	0.4724	-
E1	-	10.000	-	-	0.3937	-



# 7.6 LQFP32 package information

LQFP32 is a 32-pin, 7 x 7 mm low-profile quad flat package.



Figure 49. LQFP32 package outline

1. Drawing is not to scale.



# **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.



Figure 51. LQFP32 package marking example

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.

# 7.7 UFQFPN32 package information

UFQFPN32 is a 32-pin, 5x5 mm, 0.5 mm pitch ultra-thin fine-pitch quad flat package.



#### IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved

