

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, Voltage Detect, WDT
Number of I/O	41
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	52-LQFP
Supplier Device Package	52-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21246snfp-v2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RENESAS

R8C/24 Group, R8C/25 Group SINGLE-CHIP 16-BIT CMOS MCU

1. Overview

These MCUs are fabricated using a high-performance silicon gate CMOS process, embedding the R8C/Tiny Series CPU core, and are packaged in a 52-pin molded-plastic LQFP or a 64-pin molded-plastic FLGA. It implements sophisticated instructions for a high level of instruction efficiency. With 1 Mbyte of address space, they are capable of executing instructions at high speed.

Furthermore, the R8C/25 Group has on-chip data flash (1 KB x 2 blocks).

The difference between the R8C/24 Group and R8C/25 Group is only the presence or absence of data flash. Their peripheral functions are the same.


1.1 Applications


Electronic household appliances, office equipment, audio equipment, consumer products, etc.



1.3 Block Diagram

Figure 1.1 shows a Block Diagram.







Address	Register	Symbol	After reset
00C0h	A/D Register	AD	XXh
00C0h	A/D Register	AD	
			XXh
00C2h			
00C3h			
00C4h			
00C5h			
00C6h			
00C7h			
00C8h			
00C9h			
00CAh			
00CAn 00CBh			
00CCh			
00CDh			
00CEh			
00CFh			
00D0h			
00D1h			
00D2h		1	+
00D3h		1	+
00D3h	A/D Control Register 2	ADCON2	00h
00D411 00D5h			
		400010	0.01
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h			
00D9h			
00DAh			
00DBh			
00DCh			
00DDh			
00DEh			
00DFh		- Do	
00E0h	Port P0 Register	P0	XXh
00E1h	Port P1 Register	P1	XXh
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h	Port P2 Register	P2	XXh
00E5h	Port P3 Register	P3	XXh
00E6h	Port P2 Direction Register	PD2	00h
00E7h	Port P3 Direction Register	PD3	00h
	Port P4 Danister	P4	
00E8h	Port P4 Register	P4	XXh
00E9h			
00EAh	Port P4 Direction Register	PD4	00h
00EBh			
00ECh	Port P6 Register	P6	XXh
00EDh			
00EEh	Port P6 Direction Register	PD6	00h
00EFh			+
00F0h		1	+
00F1h		1	+
00F1h			+
00 501		+	+
00F3h		DODDD	
00F4h	Port P2 Drive Capacity Control Register	P2DRR	00h
00F5h	UART1 Function Select Register	U1SR	XXh
00F6h			
00F7h			
00F8h	Port Mode Register	PMR	00h
00F9h	External Input Enable Register	INTEN	00h
00FAh	INT Input Filter Select Register	INTE	00h
		KIEN	00h
00FBh	Key Input Enable Register		
00FCh	Pull-Up Control Register 0	PUR0	00h
00FDh	Pull-Up Control Register 1	PUR1	XX00XX00b
00FEh			
00FFh			

SFR Information (4)⁽¹⁾ Table 4.4

X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.

			A.C
Address	Register	Symbol	After reset
0100h	Timer RA Control Register	TRACR	00h
0101h	Timer RA I/O Control Register	TRAIOC	00h
0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h		1101	
	LIN Control Deviator	LINGR	0.0h
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
		INDEN	
010Fh			
0110h			
0111h			
0112h			
0113h			
0114h			1
0115h			1
0116h			1
0117h		705050	
0118h	Timer RE Second Data Register / Counter Data Register	TRESEC	00h
0119h	Timer RE Minute Data Register / Compare Data Register	TREMIN	00h
011Ah	Timer RE Hour Data Register	TREHR	00h
011Bh	Timer RE Day of Week Data Register	TREWK	00h
011Ch	Timer RE Control Register 1	TRECR1	00h
011Dh	Timer RE Control Register 2	TRECR2	00h
011Eh	Timer RE Count Source Select Register	TRECSR	00001000b
011Fh		TREGOR	000010000
0120h			
0121h			
0122h			
0123h			
0124h			
0125h			
0126h			
0127h			
0128h			
0129h			
012Ah			
012Bh			
012Ch			
012Dh			
012Eh			1
012Fh			
0130h			1
0131h			1
0132h			
0133h			
0134h			l
0135h			I
0136h			
0137h	Timer RD Start Register	TRDSTR	11111100b
0138h	Timer RD Mode Register	TRDMR	00001110b
0139h	Timer RD PWM Mode Register	TRDPMR	10001000b
013Ah	Timer RD Function Control Register	TRDFCR	10000000b
	Timer RD Output Master Enable Register 1	TRDOER1	
013Bh	Timer RD Output Master Enable Register 1		FFh
013Ch	Timer RD Output Master Enable Register 2	TRDOER2	01111111b
013Dh	Timer RD Output Control Register	TRDOCR	00h
013Eh	Timer RD Digital Filter Function Select Register 0	TRDDF0	00h
013Fh	Timer RD Digital Filter Function Select Register 1	TRDDF1	00h
-		•	•

SFR Information (5)⁽¹⁾ Table 4.5

X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	After reset
0180h			
0181h			
0182h			
0183h			
0184h			
0185h			
0186h			
0187h			
0188h			
0189h			
018Ah			
018Bh			
018Ch			
018Dh			
018Eh			
018Fh			
0190h			
0191h			
0192h			
0193h			
0194h			
0195h			
0196h			
0197h			
0198h			
0199h			
019Ah			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h			
01B3h	Flash Memory Control Register 4	FMR4	0100000b
01B4h			
01B5h	Flash Memory Control Register 1	FMR1	1000000Xb
01B6h			
01B7h	Flash Memory Control Register 0	FMR0	0000001b
01B8h			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BDh		L	
01BEh			
			L

SFR Information (7)⁽¹⁾ Table 4.7

FFFFh Option Function Select Register

X: Undefined
NOTES:

The blank regions are reserved. Do not access locations in these regions.
The OFS register cannot be changed by a program. Use a flash programmer to write to it.



OFS

(Note 2)

Cumb ol		Parameter	Conditions		Standard	1	Unit
Symbol		Parameter	Conditions	Min.	Тур.	Max.	Unit
-	Resolution		Vref = AVCC	-	-	10	Bit
-	Absolute	10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±3	LSB
	accuracy	8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±2	LSB
		10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±5	LSB
		8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±2	LSB
		10-bit mode	ϕ AD = 5 MHz, Vref = AVCC = 2.2 V	-	-	±5	LSB
		8-bit mode	ϕ AD = 5 MHz, Vref = AVCC = 2.2 V	-	-	±2	LSB
Rladder	Resistor ladder		Vref = AVCC	10 – 40		kΩ	
tconv	Conversion time	10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	3.3	-	-	μs
		8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	2.8	-	-	μs
Vref	Reference voltag	e		2.2	-	AVcc	V
Via	Analog input volta	age ⁽²⁾		0	-	AVcc	V
-	A/D operating	Without sample and hold	Vref = AVcc = 2.7 to 5.5 V	0.25	-	10	MHz
	clock frequency	With sample and hold	Vref = AVcc = 2.7 to 5.5 V	1	-	10	MHz
		Without sample and hold	Vref = AVcc = 2.2 to 5.5 V	0.25	-	5	MHz
		With sample and hold	Vref = AVcc = 2.2 to 5.5 V	1	-	5	MHz

Table 5.3 A/D Converter Characteristics

NOTES:

1. AVcc = 2.2 to 5.5 V at T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.




Figure 5.1 Ports P0 to P4, P6 Timing Measurement Circuit




Figure 5.2 Time delay until Suspend

Table 5.6 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition		71		Unit
Symbol	Falameter	Condition	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level		2.2	2.3	2.4	V
-	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	-	0.9	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽²⁾		-	-	300	μS
Vccmin	MCU operating voltage minimum value		2.2	-	-	V

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

Table 5.7 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Standard	Unit	
Symbol	Farameter	Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level		2.70	2.85	3.00	V
-	Voltage monitor 1 interrupt request generation time ⁽²⁾		-	40		μS
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	_	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μS

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

Table 5.8 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Standard		Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Unit
Vdet2	Voltage detection level		3.3	3.6	3.9	V
-	Voltage monitor 2 interrupt request generation time ⁽²⁾		-	40	-	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	_	0.6	-	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μS

NOTES:

1. The measurement condition is Vcc = 2.2 to 5.5 V and T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version).

2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.

3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.



Table 5.16	Electrical Characteristics (2) [Vcc = 5 V]
	(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

0	Doromotor			Standard			
Symbol	Parameter		Condition	Min.	Тур.	Max.	Un
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode,	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division		10	17	m/
	output pins are open, other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	9	15	m
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	6	-	m
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	5	-	m
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	4	-	m
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.5	-	m
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	10	15	m
			XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8		4	_	m
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	5.5	10	m
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.5	_	m
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1		130	300	μ
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	-	130	300	μ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	_	30	_	μ

RENESAS

Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

Table 5.18 XIN Input, XCIN Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(XIN)	XIN input cycle time	50	-	ns	
twh(xin)	XIN input "H" width	25	-	ns	
twl(XIN)	XIN input "L" width	25	-	ns	
tc(XCIN)	XCIN input cycle time	14	-	μS	
tWH(XCIN)	XCIN input "H" width	7	-	μS	
twl(xcin)	XCIN input "L" width	7	-	μS	




Figure 5.8 XIN Input and XCIN Input Timing Diagram when Vcc = 5 V

Table 5.19 TRAIO Input

Svmbol	Parameter		Standard		
Symbol	Falanielei	Min.	Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	100	-	ns	
twh(traio)	TRAIO input "H" width	40	-	ns	
twl(traio)	TRAIO input "L" width	40	-	ns	




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 5 V

Table 5.23Electrical Characteristics (4) [Vcc = 3 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition	5	Standar	d	Unit
	Parameter			Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	6	-	mA
	other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	_	mA
		High-speed on- chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	5	9	mA
		XIN clock off High-speed on-chip oscillator on fOCO = 10 MI Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	_	mA	
		Low-speed on- chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	_	130	300	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	_	130	300	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	_	30	-	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	25	70	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	23	55	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	3.8	-	μA
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	2.0	_	μA	
		Increase during	Without sample & hold	-	0.9	-	mA
		A/D converter operation	With sample & hold	-	0.5	-	mA
		Stop mode	XIN clock off, $T_{opr} = 25^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	0.7	3.0	μA
			VOLUT = VOLUT = VOLUT = 0XIN clock off, $T_{opr} = 85^{\circ}$ CHigh-speed on-chip oscillator offLow-speed on-chip oscillator offCM10 = 1Peripheral clock offVCA27 = VCA26 = VCA25 = 0	_	1.1		μA

RENESAS

Timing requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C) [Vcc = 3 V]

Table 5.24 XIN Input, XCIN Input

Symbol	Parameter	Standard	Unit	
	Falanielei	Min.	Max.	Unit
tc(XIN)	XIN input cycle time	100	-	ns
twh(xin)	XIN input "H" width	40	-	ns
twl(XIN)	XIN input "L" width	40	-	ns
tc(XCIN)	XCIN input cycle time	14	-	μs
tWH(XCIN)	XCIN input "H" width	7	-	μs
tWL(XCIN)	XCIN input "L" width	7	-	μS




Figure 5.12 XIN Input and XCIN Input Timing Diagram when Vcc = 3 V

Table 5.25 TRAIO Input

Symbol	Parameter	Stan	dard	Unit
	Falantelei	Min.	Max.	Onit
tc(TRAIO)	TRAIO input cycle time	300	-	ns
twh(traio)	TRAIO input "H" width	120	-	ns
twl(traio)	TRAIO input "L" width	120	-	ns




Figure 5.13 TRAIO Input Timing Diagram when Vcc = 3 V

Symbol	Parameter	Sta	Standard		
Symbol	Falameter	Min.	Min. Max.	Unit	
tc(CK)	CLKi input cycle time	300	-	ns	
tW(CKH)	CLKi input "H" width	150	-	ns	
tW(CKL)	CLKi Input "L" width	150	-	ns	
td(C-Q)	TXDi output delay time	-	80	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	70	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1






Table 5.27 External Interrupt INTi (i = 0 to 3) Input

Symbol	Parameter	Standard	Unit	
	Falantelei	Min.	Max.	Unit
tw(INH)	INTO input "H" width	380(1)	-	ns
tw(INL)	INTO input "L" width	380(2)	1	ns

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.15 External Interrupt INTi Input Timing Diagram when Vcc = 3 V

Table 5.29Electrical Characteristics (6) [Vcc = 2.2 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition	5	Standar	d	Unit
				Min.	Тур.	Max.	
Icc	Power supply current (Vcc = 2.2 to 2.7 V) Single-chip mode, output pins are open.	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	3.5	_	mA
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA
		High-speed on- chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	3.5	-	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	_	mA
		Low-speed on- chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	_	100	230	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	_	100	230	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	_	25	_	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	22	60	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	20	55	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	3.0	_	μΑ
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	1.8	_	μA	
		Increase during	Without sample & hold	-	0.4	-	mA
		A/D converter operation	With sample & hold	-	0.3	-	mA
		Stop mode	XIN clock off, $T_{opr} = 25^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	0.7	3.0	μA
			VCA27 = VCA25 = VCA25 = 0XIN clock off, Topr = 85°CHigh-speed on-chip oscillator offLow-speed on-chip oscillator offCM10 = 1Peripheral clock offVCA27 = VCA26 = VCA25 = 0		1.1		μA

RENESAS

Timing requirements (Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at Topr = 25°C) [Vcc = 2.2 V]

Table 5.30 XIN Input, XCIN Input

Symbol	Parameter	Standard	Unit	
	Falanletei	Min.	Max.	Unit
tc(XIN)	XIN input cycle time	200	-	ns
twh(xin)	XIN input "H" width	90	-	ns
twl(XIN)	XIN input "L" width	90	-	ns
tc(XCIN)	XCIN input cycle time	14	-	μs
tWH(XCIN)	XCIN input "H" width	7	-	μs
tWL(XCIN)	XCIN input "L" width	7	_	μS





Figure 5.16 XIN Input and XCIN Input Timing Diagram when Vcc = 2.2 V

Table 5.31 TRAIO Input

Symbol	Parameter	Stan	dard	Unit
	Falameter	Min.	Max.	Unit
tc(TRAIO)	TRAIO input cycle time	500	-	ns
twh(traio)	TRAIO input "H" width	200	-	ns
twl(traio)	TRAIO input "L" width	200	-	ns





Symbol	Parameter	Star	Standard Min. Max.	Unit	
	Parameter	Min.		Unit	
tc(CK)	CLKi input cycle time	800	-	ns	
tw(ckh)	CLKi input "H" width	400	-	ns	
tw(CKL)	CLKi input "L" width	400	-	ns	
td(C-Q)	TXDi output delay time	-	200	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	150	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1






Table 5.33 External Interrupt INTi (i = 0 to 3) Input

Symbol	Parameter	Stan	Standard	Unit
	Falanielei	Min.	Max.	Unit
tw(INH)	INTO input "H" width	1000(1)	-	ns
tw(INL)	INTO input "L" width	1000 ⁽²⁾	-	ns

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.






Figure 5.19 External Interrupt INTi Input Timing Diagram when VCC = 2.2 V

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.





RENESAS

REVISION HISTORY

R8C/24 Group, R8C/25 Group Datasheet

Rev.	Date	Description		
		Page	Summary	
0.01	Sep 17, 2004	-	First Edition issued	
0.02	Dec 10, 2004	All pages	Part Number revised. $R8C/26 \rightarrow R8C/24$, $R8C/27 \rightarrow R8C/25$	
		2, 3	Table 1.1 R8C/24 Group Performance, Table 1.2 R8C/25 GroupPerformance- Serial Interface: I ² C Bus Interface and Chip-select clock synchronous	
			 (SSU) added. - LIN Module added. - Interrupt: Internal factors revised; 10 → 11 - Note on Operating Ambient Temperature added. 	
		4	Figure 1.1 Block Diagram - LIN Module added. - Chip-select clock synchronous (SSU) is added to I ² C Bus Interface.	
		5, 6	Table 1.3 Product Information of R8C/24 Group, Table 1.4 ProductInformation of R8C/25 GroupDate and Development state revised.	
		7	Figure 1.4 Pin Assignment P3_5/SCL \rightarrow P3_5/SCL/SSCK, P3_3 \rightarrow P3_3/SSI, P3_4/SDA \rightarrow P3_4/SDA/SCS, P3_7 \rightarrow P3_7/SSO, VSS/AVSS \rightarrow VSS, XIN/P4_6 \rightarrow P4_6/XIN, VCC/AVSS \rightarrow VCC 12pin P1_7/TRAIO/INT1 to 22pin P1_0/KI0/AN8 \rightarrow 20pin P1_7/TRAIO/INT1 to 30pin P1_0/KI0/AN8	
		8	Table 1.5 Pin Description - Analog Power Supply Input eliminated. - SSU added.	
		9	Table 1.6 Pin Name Information by Pin Number added.	
		15	Table 4.1 SFR Information (1) - 0031h: Voltage Detection Register 1 \rightarrow Voltage Detection <u>A</u> Register 1 - 0032h: Voltage Detection Register 1 \rightarrow Voltage Detection <u>A</u> Register 2 01000001b \rightarrow 00100001b (Note 4) - 0036h: "(3), 01000001b (⁴)" eliminated. - 0038h: Voltage Monitor 0 Control Register ⁽²⁾ , VW0C, 00001000b ⁽³⁾ , 01000001b ⁽⁴⁾ added.	
		16	 Table 4.2 SFR Information (2) 0048h: Timer RD0 Interrupt Control Register, RD0IC, XXXXX000b added. 0049h: Timer RD Interrupt Control Register, RDIC Timer RD1 Interrupt Control Register, RD1IC 004Fh: IIC Interrupt Control Register, IIC → IIC/SSU Interrupt Control Register, IIC2IC 	
		19	Table 4.5 SFR Information (3) - 0106h: LIN Control Register, LINCR, 00h added. -0107h: LIN Status Register, LINST, 00h added.	

REVISION HISTORY

R8C/24 Group, R8C/25 Group Datasheet

Rev.	Date	Description	
		Page	Summary
0.30	Sep 01, 2005	7	Figure 1.4 Pin Assignment • Pin name revised; $VSS \rightarrow VSS/AVSS$, $VCC \rightarrow VCC/AVCC$, $P1_5/RXD0/(TRAIO)/(\overline{INT1}) \rightarrow P1_5/RXD0/(TRAIO)/(\overline{INT1})^{(2)}$, $P6_6/\overline{INT2}/(TXD1) \rightarrow P6_6/\overline{INT2}/TXD1$, $P6_7/\overline{INT3}/(RXD1) \rightarrow P6_7/\overline{INT3}/RXD1$, $P6_5 \rightarrow P6_5/CLK1$ • NOTE2 added
		8	 Table 1.5 Pin Description Analog Power Supply Input: line added INT Interrupt Input: "INT0 Timer RD input pins. INT1 Timer RA input pins." added Serial Interface: "CLK1" added "I²C Bus Interface (IIC)" → "I²C Bus Interface" "SSU" → "Clock Synchronous Serial I/O with Chip Select"
		9	Table 1.6 Pin Name Information by Pin Number revised • Pin Number 10: "VSS" \rightarrow "VSS/AVSS" • Pin Number 12: "VCC" \rightarrow "VCC/AVCC" • Pin Number 27: "INT0" added • Pin Number 28: "(TXD1)" \rightarrow "TXD1" • Pin Number 29: "(RXD1)" \rightarrow "RXD1" • Pin Number 35: "CLK1" added
		15	Tabel 4.1 SFR Information(1) revised: • 0012h: X0h \rightarrow 00h • 0013h: XXXXX00b \rightarrow 00h • 0016h: X0h \rightarrow 00h • 0036h: Voltage Monitor 1 Control Register ⁽²⁾ \rightarrow Voltage Monitor 1 Control Register ⁽⁵⁾ • 0038h: 00001000b ⁽³⁾ , 01000001b ⁽⁴⁾ \rightarrow 0000X000b ⁽³⁾ , 0100X001b ⁽⁴⁾ • NOTES2, 5: "the voltage monitor 1 reset" added • NOTE3: "voltage monitor 1 reset" \rightarrow "voltage monitor 0 reset"
		16	Tabel 4.2 SFR Information(2) revised: • 0048h: RD0IC \rightarrow TRD0IC • 0049h: RD1IC \rightarrow TRD1IC • 004Ah: REIC \rightarrow TREIC • 004Fh: SSU/IIC Interrupt Control Register, IIC2AIC \rightarrow SSU/IIC Interrupt Control Register ⁽²⁾ , SSUAIC/IIC2AIC • 0056h: RAIC \rightarrow TRAIC • 0058h: RBIC \rightarrow TRBIC • NOTE2 added
		17	Tabel 4.3 SFR Information(3) revised: • 00BCh: 00h \rightarrow 00h/0000X000b
		18	 Tabel 4.4 SFR Information(4) revised: 00D6h: 00000XXXb → 00h 00F5h: UART1 Function Select Register, U1SR, XXh added

REVISION HISTORY

R8C/24 Group, R8C/25 Group Datasheet

Davi	Dete		Description
Rev.	Date	Page	Summary
0.30	Sep 01, 2005	19	 Tabel 4.5 SFR Information(5) revised: 0118h : Timer RE Second Data Register/Counter Register → Timer RE Second Data Register/Counter Data Register
		20 21	Tabel 4.6 SFR Information(6) revised:• 0145hPOCR0 \rightarrow TRDPOCR0• 0146h, 0147hTRDCNT0 \rightarrow TRD0• 0148h, 0149hGRA0 \rightarrow TRDGRA0• 014Ah, 014BhGRB0 \rightarrow TRDGRB0• 014Ch, 014DhGRC0 \rightarrow TRDGRD0• 014Eh, 014FhGRD0 \rightarrow TRDGRD0• 0155hPOCR1 \rightarrow TRDPOCR1• 0156h, 0157hTRDCNT1 \rightarrow TRDGRA1• 0158h, 0159hGRA1 \rightarrow TRDGRB1• 015Ch, 015DhGRC1 \rightarrow TRDGRD1• 015Eh, 015FhGRD1 \rightarrow TRDGRD1• 0185h:0100101b \rightarrow 1000000Xb• 01B7h:XX00001b \rightarrow 0000001b• FFFFh:(Note 2) added
		22 to 44	5. Electrical Characteristics added
0.40	Jan 24, 2006	all pages	 "Preliminary" deleted Symbol name "TRDMDR" → "TRDMR", "SSUAIC" → "SSUIC", and "IIC2AIC" → "IICIC" revised Pin name "TCLK" → "TRDCLK" revised
		2	Table 1.1 Functions and Specifications for R8C/24 Group revised
		3	Table 1.2 Functions and Specifications for R8C/25 Group revised
		4	Figure 1.1 Block Diagram; "Peripheral Functions" added, "System Clock Generation" → "System Clock Generator" revised
		5	Table 1.3 Product Information for R8C/24 Group revised
		6	Table 1.4 Product Information for R8C/25 Group revised
		7	Figure 1.4 Pin Assignments (Top View) "TCLK" \rightarrow "TRDCLK" revised
		8	Table 1.5 Pin Functions "TCLK" \rightarrow "TRDCLK" revised
		9	Table 1.6 Pin Name Information by Pin Number; "TCLK" → "TRDCLK" revised
		10	Figure 2.1 CPU Registers; "Reserved Area" \rightarrow "Reserved Bit" revised
		12	2.8.10 Reserved Area; "Reserved Area" → "Reserved bit" revised
		13	Figure 3.1 Memory Map of R8C/24 Group; "Program area" \rightarrow "program ROM" revised
		14	3.2 R8C/25 Group, Figure 3.2 Memory Map of R8C/25 Group; "Data area" \rightarrow "data flash", "Program area" \rightarrow "program ROM" revised

RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
 Pines
 This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
 But not infinited to, product data. diagrams, charts, programs, algorithms, and application scule as the development of weapons of mass and regulations, and proceedures required by such laws and regulation.
 All information in this document, included in this document for the purpose of military application scuch as the development of weapons of mass and regulations, and proceedures required by such laws and regulations.
 All information included in this document, such as product data, diagrams, charts, programs, algorithms, and application carcuit examples, is current as of the data the discovered in this document, but Renesas as a such as the development of the purpose of any there military use. When exporting the products or the technology described herein, you should follow the applicable export control laws and regulations, and proceedures required by such laws and regulations.
 Renesas has used reasonable care in compling the information in this document, but Renesas assumes no liability whatsoever for any damages incurred as a set experiment on the data discover the purpose of any damages incurred as a disclosed by Renesas state and applications, and proceedures required by the explanability of the total system before deciding about the applicability of a state of the data disclosed through the representation ward reside of the data disclosed thy the explanability of the data disclosed through the explanability of the total system before deciding about the applicability of a state of the data disclosed through the data disclosed through the data disclos



RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com