

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, Voltage Detect, WDT
Number of I/O	41
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	- ·
RAM Size	3K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	52-LQFP
Supplier Device Package	52-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21248sdfp-v2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 1.2 **Performance Overview**

Table 1.1 outlines the Functions and Specifications for R8C/24 Group and Table 1.2 outlines the Functions and Specifications for R8C/25 Group.

	Item		Specification		
CPU	instruction		89 instructions		
	Minimum in time	struction execution	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) 100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V) 200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V)		
	Operating	mode	Single-chip		
	Address space		1 Mbyte		
	Memory ca	apacity	Refer to Table 1.3 Product Information for R8C/24 Group		
Peripheral	Ports		I/O ports: 41 pins, Input port: 3 pins		
Functions	LED drive	ports	I/O ports: 8 pins		
	Timers		Timer RA: 8 bits × 1 channel Timer RB: 8 bits × 1 channel (Each timer equipped with 8-bit prescaler) Timer RD: 16 bits × 2 channels (Input capture and output compare circuits)		
	Serial inte	faces	Timer RE: With real-time clock and compare match function 2 channels (UART0, UART1) Clock synchronous serial I/O, UART		
	Clock synchronous serial interface		1 channel I <sup>2</sup> C bus Interface <sup>(1)</sup> Clock synchronous serial I/O with chip select		
	LIN module		Hardware LIN: 1 channel (timer RA, UART0)		
	A/D converter		10-bit A/D converter: 1 circuit, 12 channels		
	Watchdog timer		15 bits x 1 channel (with prescaler) Reset start selectable		
	Interrupts		Internal: 11 sources, External: 5 sources, Software: 4 sources, Priority levels: 7 levels		
	Clock	Clock generation circuits	<ul> <li>3 circuits</li> <li>XIN clock generation circuit (with on-chip feedback resistor)</li> <li>On-chip oscillator (high speed, low speed) High-speed on-chip oscillator has a frequency adjustment function</li> <li>XCIN clock generation circuit (32 kHz)</li> </ul>		
			Real-time clock (timer RE)		
	Oscillation	stop detection function	XIN clock oscillation stop detection function		
		tection circuit	On-chip		
		reset circuit	On-chip		
Electrical Characteristics	Supply voltage		VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz) VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz) VCC = 2.2 to 5.5 V (f(XIN) = 5 MHz)		
	Current consumption		Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 6 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 2.0 $\mu$ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz) Typ. 0.7 $\mu$ A (VCC = 3.0 V, stop mode)		
Flash Memory		ng and erasure voltage	VCC = 2.7 to 5.5 V		
	,	g and erasure endurance	100 times		
Operating Ambi	ent Temper	ature	-20 to 85°C (N version)		
			-40 to 85°C (D version) <sup>(2)</sup>		
			-20 to 105°C (Y version) <sup>(3)</sup>		
Package			52-pin molded-plastic LQFP		
			64-pin molded-plastic FLGA		

Functions and Specifications for R8C/24 Group Table 1.1

NOTES:

I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
 Specify the D version if D version functions are to be used.
 Please contact Renesas Technology sales offices for the Y version.

	Item		Specification		
CPU		fundamental	89 instructions		
	instructions				
		nstruction execution	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)		
	time		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)		
	Operating	mada	200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V)		
	Operating		Single-chip		
	Address sp		1 Mbyte		
Derinheral	Memory ca	ipacity	Refer to Table 1.4 Product Information for R8C/25 Group		
Peripheral Functions	Ports		I/O ports: 41 pins, Input port: 3 pins		
Functions	LED drive ports		I/O ports: 8 pins Timer RA: 8 bits × 1 channel		
	Timers		Timer RB: 8 bits × 1 channel		
			(Each timer equipped with 8-bit prescaler)		
			Timer RD: 16 bits × 2 channels		
			(Input capture and output compare circuits)		
			Timer RE: With real-time clock and compare match function		
	Serial inter	face	2 channels (UART0, UART1)		
			Clock synchronous serial I/O, UART		
	Clock sync	hronous serial	1 channel		
	interface		I <sup>2</sup> C bus Interface <sup>(1)</sup>		
			Clock synchronous serial I/O with chip select		
	LIN module		Hardware LIN: 1 channel (timer RA, UART0)		
	A/D converter		10-bit A/D converter: 1 circuit, 12 channels		
	Watchdog timer		15 bits x 1 channel (with prescaler)		
			Reset start selectable		
	Interrupts		Internal: 11 sources, External: 5 sources, Software: 4 sources, Priority levels: 7 levels		
	Clock	Clock generation	3 circuits		
		circuits	<ul> <li>XIN clock generation circuit (with on-chip feedback</li> </ul>		
			resistor)		
			On-chip oscillator (high speed, low speed)		
			High-speed on-chip oscillator has a frequency		
			<ul><li>adjustment function</li><li>XCIN clock generation circuit (32 kHz)</li></ul>		
			Real-time clock (timer RE)		
	Oscillation s	top detection function			
		tection circuit	On-chip		
		eset circuit	On-chip		
Electrical	Supply volt		VCC = 3.0  to  5.5  V (f(XIN) = 20  MHz)		
Characteristics		aye	VCC = 2.7  to  5.5  V (f(XIN) = 10  MHz)		
Characteriotic			VCC = 2.2 to 5.5 V (f(XIN) = 5 MHz)		
	Current co	nsumption	Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz)		
			Typ. 6 mA (VCC = 3.0 V, f(XIN) = 10 MHz)		
			Typ. 2.0 $\mu$ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)		
			Typ. 0.7 $\mu$ A (VCC = 3.0 V, stop mode)		
Flash memory	Programmin	g and erasure voltage	VCC = 2.7 to 5.5 V		
		ing and erasure	1,0000 times (data flash)		
	endurance		1,000 times (program ROM)		
	ent Temper	ature	-20 to 85°C (N version)		
Operating Ambi					
Operating Ambi			-40 to 85°C (D version) <sup>(2)</sup>		
Operating Ambi					
Operating Ambi			-40 to 85°C (D version) <sup>(2)</sup> -20 to 105°C (Y version) <sup>(3)</sup> 52-pin molded-plastic LQFP		

#### Functions and Specifications for R8C/25 Group Table 1.2

NOTES:

I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
 Specify the D version if D version functions are to be used.
 Please contact Renesas Technology sales offices for the Y version.




Figure 1.2 Type Number, Memory Size, and Package of R8C/24 Group



Type No.	ROM C	apacity	RAM	Package Type	Remarks
Type No.	Program ROM	Data flash	Capacity	Fackage Type	Remarks
R5F21254SNFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0052JA-A	N version
R5F21255SNFP	24 Kbytes	1 Kbyte x 2	2 Kbytes	PLQP0052JA-A	Blank product
R5F21256SNFP	32 Kbytes	1 Kbyte x 2	2 Kbytes	PLQP0052JA-A	
R5F21257SNFP	48 Kbytes	1 Kbyte x 2	2.5 Kbytes	PLQP0052JA-A	
R5F21258SNFP	64 Kbytes	1 Kbyte x 2	3 Kbytes	PLQP0052JA-A	
R5F21254SNLG	16 Kbytes	1 Kbyte x 2	1 Kbyte	PTLG0064JA-A	
R5F21256SNLG	32 Kbytes	1 Kbyte x 2	2 Kbytes	PTLG0064JA-A	
R5F21254SDFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0052JA-A	D version
R5F21255SDFP	24 Kbytes	1 Kbyte x 2	2 Kbytes	PLQP0052JA-A	Blank product
R5F21256SDFP	32 Kbytes	1 Kbyte x 2	2 Kbytes	PLQP0052JA-A	
R5F21257SDFP	48 Kbytes	1 Kbyte x 2	2.5 Kbytes	PLQP0052JA-A	
R5F21258SDFP	64 Kbytes	1 Kbyte x 2	3 Kbytes	PLQP0052JA-A	
R5F21254SNXXXFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0052JA-A	N version
R5F21255SNXXXFP	24 Kbytes	1 Kbyte x 2	2 Kbytes	PLQP0052JA-A	Factory
R5F21256SNXXXFP	32 Kbytes	1 Kbyte x 2	2 Kbytes	PLQP0052JA-A	programming
R5F21257SNXXXFP	48 Kbytes	1 Kbyte x 2	2.5 Kbytes	PLQP0052JA-A	product <sup>(1)</sup>
R5F21258SNXXXFP	64 Kbytes	1 Kbyte x 2	3 Kbytes	PLQP0052JA-A	
R5F21254SNXXXLG	16 Kbytes	1 Kbyte x 2	1 Kbyte	PTLG0064JA-A	
R5F21256SNXXXLG	32 Kbytes	1 Kbyte x 2	2 Kbytes	PTLG0064JA-A	
R5F21254SDXXXFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0052JA-A	D version
R5F21255SDXXXFP	24 Kbytes	1 Kbyte x 2	2 Kbytes	PLQP0052JA-A	Factory
R5F21256SDXXXFP	32 Kbytes	1 Kbyte x 2	2 Kbytes	PLQP0052JA-A	programming
R5F21257SDXXXFP	48 Kbytes	1 Kbyte x 2	2.5 Kbytes	PLQP0052JA-A	product <sup>(1)</sup>
R5F21258SDXXXFP	64 Kbytes	1 Kbyte x 2	3 Kbytes	PLQP0052JA-A	1

### Table 1.4 Product Information for R8C/25 Group

#### Current of Feb. 2008

NOTE:

1. The user ROM is programmed before shipment.







Figure 1.3 Type Number, Memory Size, and Package of R8C/25 Group





## 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

## 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

## 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

## 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

## 3. Memory

## 3.1 R8C/24 Group

Figure 3.1 is a Memory Map of R8C/24 Group. The R8C/24 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2-Kbyte internal RAM area is allocated addresses 00400h to 00BFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/24 Group



#### **Special Function Registers (SFRs)** 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.7 list the special function registers.

Address	Register	Symbol	After reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	01101000b
0007h	System Clock Control Register 1	CM1	0010000b
0008h			
0009h			
000Ah	Protect Register	PRCR	00h
000Bh			
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDC	00X11111b
0010h	Address Match Interrupt Register 0	RMAD0	00h
0011h	1		00h
0012h			00h
0013h	Address Match Interrupt Enable Register	AIER	00h
0014h	Address Match Interrupt Register 1	RMAD1	00h
0015h	1		00h
0016h	1		00h
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h 10000000b <sup>(6)</sup>
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h			
0027h			
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h	High-Speed On-Chip Oscillator Control Register 4	FRA4	When shipping
002Ah	<u> </u>		·····ə
002Bh	High-Speed On-Chip Oscillator Control Register 6	FRA6	When shipping
002Ch	High-Speed On-Chip Oscillator Control Register 7	FRA7	When shipping
0030h			
0031h	Voltage Detection Register 1 <sup>(2)</sup>	VCA1	00001000b
0032h	Voltage Detection Register 1 <sup>(2)</sup>	VCA2	00h <sup>(3)</sup>
003211		V UNZ	0010000b <sup>(4)</sup>

#### SFR Information (1)<sup>(1)</sup> Table 4.1

0030h			
0031h	Voltage Detection Register 1 <sup>(2)</sup>	VCA1	00001000b
0032h	Voltage Detection Register 2 <sup>(2)</sup>	VCA2	00h <sup>(3)</sup> 00100000b <sup>(4)</sup>
0033h			
0034h			
0035h			
0036h	Voltage Monitor 1 Circuit Control Register <sup>(5)</sup>	VW1C	00001000b
0037h	Voltage Monitor 2 Circuit Control Register <sup>(5)</sup>	VW2C	00h
0038h	Voltage Monitor 0 Circuit Control Register <sup>(2)</sup>	VW0C	0000X000b <sup>(3)</sup> 0100X001b <sup>(4)</sup>
0039h			
003Ah			

003Eh 003Fh

X: Undefined

NOTES:

The blank regions are reserved. Do not access locations in these regions. 1.

Software reset, watchdog timer reset, and voltage monitor 1 reset or voltage monitor 2 reset do not affect this register. The LVD0ON bit in the OFS register is set to 1 and hardware reset. Power-on reset, voltage monitor 0 reset or the LVD0ON bit in the OFS register is set to 0, and hardware reset.

1. 2. 3. 4.

Software reset, watchdog timer reset, and voltage monitor 1 reset or voltage monitor 2 reset do not affect b2 and b3. The CSPROINI bit in the OFS register is set to 0. 5.

6.



Address	Pagistar	Symbol	After report
Address	Register	Symbol	After reset
0040h			
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0040h			
		TODALO	2000000
0048h	Timer RD0 Interrupt Control Register	TRDOIC	XXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXX000b
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh			
004Ch			
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU/IIC Interrupt Control Register <sup>(2)</sup>	SSUIC / IICIC	XXXXX000b
		00010711010	XXXXX0000D
0050h		00710	20000000
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
	Times DD Interrupt Control Degister	TODIC	XXXXXX000h
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh			
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			
006Eh			
006Fh			
0070h		1	
0071h		İ	
0072h			
0072h			
0073h			
4			ļ
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh		1	
007Ch			
007Dh			
007Dh			
4			ļ
007Fh			

Table 4.2	SFR Information (2) <sup>(1)</sup>
-----------	------------------------------------

X: Undefined
NOTES:

The blank regions are reserved. Do not access locations in these regions.
Selected by the IICSEL bit in the PMR register.

Address	Register	Symbol	After reset
0140h	Timer RD Control Register 0	TRDCR0	00h
0141h	Timer RD I/O Control Register A0	TRDIORA0	10001000b
0142h	Timer RD I/O Control Register C0	TRDIORC0	10001000b
0143h	Timer RD Status Register 0	TRDSR0	11100000b
0144h	Timer RD Interrupt Enable Register 0	TRDIER0	11100000b
0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11111000b
0146h	Timer RD Counter 0	TRD0	00h
0147h			00h
0148h	Timer RD General Register A0	TRDGRA0	FFh
0149h			FFh
014Ah	Timer RD General Register B0	TRDGRB0	FFh
014Bh			FFh
014Ch	Timer RD General Register C0	TRDGRC0	FFh
014Dh			FFh
014Eh	Timer RD General Register D0	TRDGRD0	FFh
014Fh			FFh
0150h	Timer RD Control Register 1	TRDCR1	00h
0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b
0152h	Timer RD I/O Control Register C1	TRDIORC1	10001000b
0153h	Timer RD Status Register 1	TRDSR1	1100000b
0154h	Timer RD Interrupt Enable Register 1	TRDIER1	11100000b
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0156h	Timer RD Counter 1	TRD1	00h
0157h	Time DD Connect Desister M	TDDODA	00h FFh
0158h	Timer RD General Register A1	TRDGRA1	
0159h 015Ah	Timer DD Ceneral Degister D4	TRDGRB1	FFh FFh
015An 015Bh	Timer RD General Register B1	IRDGRBI	FFh
015Ch	Timer RD General Register C1	TRDGRC1	FFh
015Dh		INDGRUI	FFh
015Eh	Timer RD General Register D1	TRDGRD1	FFh
015Fh		INDONDI	FFh
0160h			
0161h			
0162h			
0163h			
0164h			
0165h			
0166h			
0167h			
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0173h			ļ
0174h			
0175h			
0176h			
0177h		+	
0178h 0179h			
0179h 017Ah			
017An 017Bh			
017Bh 017Ch			
017Ch			
017Dh 017Eh		+	
017En		+	
01/111			

#### SFR Information (6)<sup>(1)</sup> Table 4.6

X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.






Figure 5.2 Time delay until Suspend

#### Table 5.6 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	bol Parameter Condition	Condition	Standard			Unit
Symbol		Condition	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level		2.2	2.3	2.4	V
-	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	-	0.9	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(2)</sup>		-	-	300	μS
Vccmin	MCU operating voltage minimum value		2.2	-	-	V

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and  $T_{opr}$  = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

#### Table 5.7 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Canditian	Standard			Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level		2.70	2.85	3.00	V
-	Voltage monitor 1 interrupt request generation time <sup>(2)</sup>		-	40		μS
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	_	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		-	-	100	μS

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and  $T_{opr}$  = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

#### Table 5.8 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falanelei	Condition	Min.	Тур.	Max.	Unit
Vdet2	Voltage detection level		3.3	3.6	3.9	V
-	Voltage monitor 2 interrupt request generation time <sup>(2)</sup>		-	40	-	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	_	0.6	-	μA
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		-	-	100	μS

NOTES:

1. The measurement condition is Vcc = 2.2 to 5.5 V and  $T_{opr}$  = -20 to 85°C (N version) / -40 to 85°C (D version).

2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.

3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.



Symbol	Parameter	Condition		Standard		Unit
			Min.	Тур.	Max.	
Vpor1	Power-on reset valid voltage <sup>(4)</sup>		-	-	0.1	V
Vpor2	Power-on reset or voltage monitor 0 reset valid voltage		0	-	Vdet0	V
trth	External power Vcc rise gradient <sup>(2)</sup>		20	-	-	mV/msec

Table 5.9 Power-on Reset Circuit, Voltage Monitor 0 Reset Electrical Characteristics
--

NOTES:

- 1. The measurement condition is Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. This condition (external power Vcc rise gradient) does not apply if  $Vcc \ge 1.0$  V.
- 3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
- 4.  $t_{w(por1)}$  indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain  $t_{w(por1)}$  for 30 s or more if  $-20^{\circ}C \le T_{opr} \le 85^{\circ}C$ , maintain  $t_{w(por1)}$  for 3,000 s or more if  $-40^{\circ}C \le T_{opr} < -20^{\circ}C$ .




Figure 5.3 Power-on Reset Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falameter	Condition	Min.	Тур.	Max.	Offic
fOCO40M	High-speed on-chip oscillator frequency temperature • supply voltage dependence	$\label{eq:Vcc} \begin{array}{l} \mbox{Vcc} = 4.75 \mbox{ to } 5.25 \mbox{ V} \\ \mbox{0}^{\circ}\mbox{C} \leq \mbox{Topr} \leq 60^{\circ}\mbox{C}^{(2)} \end{array}$	39.2	40	40.8	MHz
		Vcc = 4.5 to 5.5 V -20°C ≤ Topr ≤ 85°C	38.8	40	40.8	MHz
		Vcc = 4.5 to 5.5 V -40°C ≤ Topr ≤ 85°C	38.4	40	40.8	MHz
		$\label{eq:Vcc} \begin{array}{l} Vcc = 3.0 \ to \ 5.5 \ V \\ -20^{\circ}C \leq T_{opr} \leq 85^{\circ}C^{(2)} \end{array}$	38.8	40	41.2	MHz
		Vcc = 3.0  to  5.5  V -40°C $\leq T_{opr} \leq 85^{\circ}C^{(2)}$	38.4	40	41.6	MHz
		Vcc = 2.7  to  5.5  V -20°C $\leq T_{opr} \leq 85^{\circ}C^{(2)}$	38	40	42	MHz
		Vcc = 2.7  to  5.5  V -40°C $\leq T_{opr} \leq 85^{\circ}C^{(2)}$	37.6	40	42.4	MHz
		Vcc = 2.2  to  5.5  V -20°C $\leq T_{opr} \leq 85^{\circ}C^{(3)}$	35.2	40	44.8	MHz
		$V_{CC} = 2.2 \text{ to } 5.5 \text{ V}$ -40°C $\leq T_{OPT} \leq 85^{\circ}C^{(3)}$	34	40	46	MHz
	High-speed on-chip oscillator frequency when	Vcc = 5.0 V, Topr = 25°C	-	36.864		MHz
	correction value in FRA7 register is written to FRA1 register <sup>(4)</sup>	$\label{eq:Vcc} \begin{array}{l} \text{Vcc} = 3.0 \text{ to } 5.5 \text{ V} \\ \text{-}20^\circ\text{C} \leq \text{Topr} \leq 85^\circ\text{C} \end{array}$	-3%	-	3%	%
-	Value in FRA1 register after reset		08h	-	F7h	-
-	Oscillation frequency adjustment unit of high- speed on-chip oscillator	Adjust FRA1 register (value after reset) to -1	-	+0.3	-	MHz
-	Oscillation stability time		-	10	100	μs
-	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	400	-	μA

Table 5.10	High-speed On-Chip Oscillator Circuit Electrical Characteristics
------------	--

NOTES:

1. Vcc = 2.2 to 5.5 V,  $T_{opr} = -20$  to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. Standard values when the FRA1 register value after reset is assumed.

3. Standard values when the corrected value of the FRA6 register has been written to the FRA1 register.

4. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

#### Table 5.11 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falameter	Condition	Min.	Тур.	Max.	Unit
fOCO-S	Low-speed on-chip oscillator frequency		30	125	250	kHz
-	Oscillation stability time		-	10	100	μS
-	Self power consumption at oscillation	-	15	-	μA	

NOTE:

1. Vcc = 2.2 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

#### Table 5.12 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	Standard		Unit	
Symbol	Falanetei	Condition	Min.	Тур.	Max.	Unit
td(P-R)	Time for internal power supply stabilization during power-on <sup>(2)</sup>		1	-	2000	μS
td(R-S)	STOP exit time <sup>(3)</sup>		-	-	150	μS

NOTES:

1. The measurement condition is Vcc = 2.2 to 5.5 V and  $T_{opr} = 25^{\circ}C$ .

2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.



Sympol	Paramete		Conditions		Stand	lard	Unit
Symbol	Cymbol I diameter		Conditions	Min.	Тур.	Max.	
tsucyc	SSCK clock cycle time	е		4	-	-	tCYC <sup>(2)</sup>
tнı	SSCK clock "H" width			0.4	_	0.6	tsucyc
tlo	SSCK clock "L" width			0.4	1	0.6	tsucyc
<b>TRISE</b>	SSCK clock rising	Master		-	_	1	tCYC <sup>(2)</sup>
	time	Slave		-		1	μS
<b>TFALL</b>	SSCK clock falling	Master		-	_	1	tCYC <sup>(2)</sup>
	time	Slave		-	I	1	μS
ts∪	SSO, SSI data input s	etup time		100	-	-	ns
tн	SSO, SSI data input h	old time		1	-	-	tCYC <sup>(2)</sup>
tlead	SCS setup time	Slave		1tcyc + 50	-	-	ns
tlag	SCS hold time	Slave		1tcyc + 50	-	-	ns
tod	SSO, SSI data output	delay time		-		1	tCYC <sup>(2)</sup>
tsa	SSI slave access time	;	$2.7 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$	_	Ī	1.5tcyc + 100	ns
			$2.2 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	-	_	1.5tcyc + 200	ns
tor	SSI slave out open tin	ne	$2.7~V \leq Vcc \leq 5.5~V$	-	_	1.5tcyc + 100	ns
			$2.2 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	-	_	1.5tcyc + 200	ns

Table 5.13 Timing Requirements of Clock Synchronous Serial I/O with Chip Select<sup>(1)</sup>

NOTES:

1. Vcc = 2.2 to 5.5 V, Vss = 0 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified. 2.  $1t_{CYC} = 1/f1(s)$ 

### Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

### Table 5.18 XIN Input, XCIN Input

Symbol	Parameter	Stan	dard	Unit	
Symbol	Parameter		Max.	Unit	
tc(XIN)	XIN input cycle time 50 –				
twh(xin)	XIN input "H" width 25 –				
twl(XIN)	XIN input "L" width 25 –				
tc(XCIN)	XCIN input cycle time 14 –				
tWH(XCIN)	XCIN input "H" width 7 –				
twl(xcin)	XCIN input "L" width	7	-	μS	




Figure 5.8 XIN Input and XCIN Input Timing Diagram when Vcc = 5 V

#### Table 5.19 TRAIO Input

Svmbol	Parameter	Stan	dard	Unit
Symbol	Falameter		Max.	Onit
tc(TRAIO)	TRAIO input cycle time	100	-	ns
twh(traio)	TRAIO input "H" width 40 -			
twl(traio)	TRAIO input "L" width	40	-	ns




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 5 V

### Timing requirements (Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at Topr = 25°C) [Vcc = 2.2 V]

### Table 5.30 XIN Input, XCIN Input

Symbol	Parameter	Stan	dard	Unit	
Symbol	Falanletei	Min.	Max.	UTIIL	
tc(XIN)	XIN input cycle time 200 –				
twh(xin)	XIN input "H" width 90 –				
twl(XIN)	XIN input "L" width 90 -				
tc(XCIN)	XCIN input cycle time 14 –				
tWH(XCIN)	XCIN input "H" width 7 –				
tWL(XCIN)	XCIN input "L" width 7 –				





Figure 5.16 XIN Input and XCIN Input Timing Diagram when Vcc = 2.2 V

#### Table 5.31 TRAIO Input

Symbol	Parameter	Stan	dard	Unit	
Symbol	Falameter	Min.	Max.	Onit	
tc(TRAIO)	TRAIO input cycle time	500	-	ns	
twh(traio)	TRAIO input "H" width	200	-	ns	
twl(traio)	TRAIO input "L" width 200 –				





# **REVISION HISTORY**

# R8C/24 Group, R8C/25 Group Datasheet

	<b>D</b> /		Description
Rev.	Date	Page	Summary
0.01	Sep 17, 2004	-	First Edition issued
0.02	Dec 10, 2004	All pages	Part Number revised. R8C/26 $\rightarrow$ R8C/24, R8C/27 $\rightarrow$ R8C/25
		2, 3	Table 1.1 R8C/24 Group Performance, Table 1.2 R8C/25 GroupPerformance- Serial Interface: I <sup>2</sup> C Bus Interface and Chip-select clock synchronous
			<ul> <li>(SSU) added.</li> <li>- LIN Module added.</li> <li>- Interrupt: Internal factors revised; 10 → 11</li> <li>- Note on Operating Ambient Temperature added.</li> </ul>
		4	Figure 1.1 Block Diagram - LIN Module added. - Chip-select clock synchronous (SSU) is added to I <sup>2</sup> C Bus Interface.
		5, 6	Table 1.3 Product Information of R8C/24 Group, Table 1.4 Product Information of R8C/25 Group Date and Development state revised.
		7	Figure 1.4 Pin Assignment P3_5/SCL $\rightarrow$ P3_5/SCL/SSCK, P3_3 $\rightarrow$ P3_3/SSI, P3_4/SDA $\rightarrow$ P3_4/SDA/SCS, P3_7 $\rightarrow$ P3_7/SSO, VSS/AVSS $\rightarrow$ VSS, XIN/P4_6 $\rightarrow$ P4_6/XIN, VCC/AVSS $\rightarrow$ VCC 12pin P1_7/TRAIO/INT1 to 22pin P1_0/KI0/AN8 $\rightarrow$ 20pin P1_7/TRAIO/INT1 to 30pin P1_0/KI0/AN8
		8	Table 1.5 Pin Description - Analog Power Supply Input eliminated. - SSU added.
		9	Table 1.6 Pin Name Information by Pin Number added.
		15	Table 4.1 SFR Information (1) - 0031h: Voltage Detection Register 1 $\rightarrow$ Voltage Detection <u>A</u> Register 1 - 0032h: Voltage Detection Register 1 $\rightarrow$ Voltage Detection <u>A</u> Register 2 01000001b $\rightarrow$ 00100001b (Note 4) - 0036h: " <sup>(3)</sup> , 0100001b <sup>(4)</sup> " eliminated. - 0038h: Voltage Monitor 0 Control Register <sup>(2)</sup> , VW0C, 00001000b <sup>(3)</sup> , 01000001b <sup>(4)</sup> added.
		16	<ul> <li>Table 4.2 SFR Information (2)</li> <li>0048h: Timer RD0 Interrupt Control Register, RD0IC, XXXXX000b added.</li> <li>0049h: Timer RD Interrupt Control Register, RDIC <ul> <li>Timer RD1 Interrupt Control Register, RD1IC</li> <li>004Fh: IIC Interrupt Control Register, IIC</li> <li>→ IIC/SSU Interrupt Control Register, IIC2IC</li> </ul> </li> </ul>
		19	Table 4.5 SFR Information (3) - 0106h: LIN Control Register, LINCR, 00h added. -0107h: LIN Status Register, LINST, 00h added.

**REVISION HISTORY** 

# R8C/24 Group, R8C/25 Group Datasheet

Rev.	Date	Description	
		Page	Summary
0.30	Sep 01, 2005	7	Figure 1.4 Pin Assignment • Pin name revised; $VSS \rightarrow VSS/AVSS$ , $VCC \rightarrow VCC/AVCC$ , $P1_5/RXD0/(TRAIO)/(\overline{INT1}) \rightarrow P1_5/RXD0/(TRAIO)/(\overline{INT1})^{(2)}$ , $P6_6/\overline{INT2}/(TXD1) \rightarrow P6_6/\overline{INT2}/TXD1$ , $P6_7/\overline{INT3}/(RXD1) \rightarrow P6_7/\overline{INT3}/RXD1$ , $P6_5 \rightarrow P6_5/CLK1$ • NOTE2 added
		8	<ul> <li>Table 1.5 Pin Description</li> <li>Analog Power Supply Input: line added</li> <li>INT Interrupt Input: "INT0 Timer RD input pins. INT1 Timer RA input pins." added</li> <li>Serial Interface: "CLK1" added</li> <li>"I<sup>2</sup>C Bus Interface (IIC)" → "I<sup>2</sup>C Bus Interface"</li> <li>"SSU" → "Clock Synchronous Serial I/O with Chip Select"</li> </ul>
		9	Table 1.6 Pin Name Information by Pin Number revised • Pin Number 10: "VSS" $\rightarrow$ "VSS/AVSS" • Pin Number 12: "VCC" $\rightarrow$ "VCC/AVCC" • Pin Number 27: "INT0" added • Pin Number 28: "(TXD1)" $\rightarrow$ "TXD1" • Pin Number 29: "(RXD1)" $\rightarrow$ "RXD1" • Pin Number 35: "CLK1" added
		15	Tabel 4.1 SFR Information(1) revised: • 0012h: X0h $\rightarrow$ 00h • 0013h: XXXXX00b $\rightarrow$ 00h • 0016h: X0h $\rightarrow$ 00h • 0036h: Voltage Monitor 1 Control Register <sup>(2)</sup> $\rightarrow$ Voltage Monitor 1 Control Register <sup>(5)</sup> • 0038h: 00001000b <sup>(3)</sup> , 01000001b <sup>(4)</sup> $\rightarrow$ 0000X000b <sup>(3)</sup> , 0100X001b <sup>(4)</sup> • NOTES2, 5: "the voltage monitor 1 reset" added • NOTE3: "voltage monitor 1 reset" $\rightarrow$ "voltage monitor 0 reset"
		16	Tabel 4.2 SFR Information(2) revised: • 0048h: RD0IC $\rightarrow$ TRD0IC • 0049h: RD1IC $\rightarrow$ TRD1IC • 004Ah: REIC $\rightarrow$ TREIC • 004Fh: SSU/IIC Interrupt Control Register, IIC2AIC $\rightarrow$ SSU/IIC Interrupt Control Register <sup>(2)</sup> , SSUAIC/IIC2AIC • 0056h: RAIC $\rightarrow$ TRAIC • 0058h: RBIC $\rightarrow$ TRBIC • NOTE2 added
		17	Tabel 4.3 SFR Information(3) revised: • 00BCh: 00h $\rightarrow$ 00h/0000X000b
		18	<ul> <li>Tabel 4.4 SFR Information(4) revised:</li> <li>00D6h: 00000XXXb → 00h</li> <li>00F5h: UART1 Function Select Register, U1SR, XXh added</li> </ul>

## RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
  Pines
  This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
  But not infinited to, product data. diagrams, charts, programs, algorithms, and application scule as the development of weapons of mass and regulations, and proceedures required by such laws and regulation.
  All information in this document, included in this document for the purpose of military application scuch as the development of weapons of mass and regulations, and proceedures required by such laws and regulations.
  All information included in this document, such as product data, diagrams, charts, programs, algorithms, and application carcuit examples, is current as of the data the discovered in this document, but Renesas as an evel and inferent information in the data current for the purpose of any data programs. Algorithms, and application is a the development of a different information in the data diagrams, charts, programs, algorithms, and application is additional and different information in the data different information in the data the information in the data different information included in the document.
  Renes



#### **RENESAS SALES OFFICES**

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

#### Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

## Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com