



### Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

## Details

2 0 0 0 0 0	
Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, Voltage Detect, WDT
Number of I/O	41
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	·
RAM Size	3K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	52-LQFP
Supplier Device Package	52-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21258sdfp-v2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# RENESAS

R8C/24 Group, R8C/25 Group SINGLE-CHIP 16-BIT CMOS MCU

# 1. Overview

These MCUs are fabricated using a high-performance silicon gate CMOS process, embedding the R8C/Tiny Series CPU core, and are packaged in a 52-pin molded-plastic LQFP or a 64-pin molded-plastic FLGA. It implements sophisticated instructions for a high level of instruction efficiency. With 1 Mbyte of address space, they are capable of executing instructions at high speed.

Furthermore, the R8C/25 Group has on-chip data flash (1 KB x 2 blocks).

The difference between the R8C/24 Group and R8C/25 Group is only the presence or absence of data flash. Their peripheral functions are the same.

# 1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer products, etc.



Current of Feb. 2008

# 1.4 **Product Information**

Table 1.3 lists the Product Information for R8C/24 Group and Table 1.4 lists the Product Information for R8C/25 Group.

Type No.	ROM Capacity	RAM Capacity	Package Type	Remarks
R5F21244SNFP	16 Kbytes	1 Kbyte	PLQP0052JA-A	N version
R5F21245SNFP	24 Kbytes	2 Kbytes	PLQP0052JA-A	Blank product
R5F21246SNFP	32 Kbytes	2 Kbytes	PLQP0052JA-A	
R5F21247SNFP	48 Kbytes	2.5 Kbytes	PLQP0052JA-A	
R5F21248SNFP	64 Kbytes	3 Kbytes	PLQP0052JA-A	
R5F21244SNLG	16 Kbytes	1 Kbyte	PTLG0064JA-A	
R5F21246SNLG	32 Kbytes	2 Kbytes	PTLG0064JA-A	
R5F21244SDFP	16 Kbytes	1 Kbyte	PLQP0052JA-A	D version
R5F21245SDFP	24 Kbytes	2 Kbytes	PLQP0052JA-A	Blank product
R5F21246SDFP	32 Kbytes	2 Kbytes	PLQP0052JA-A	
R5F21247SDFP	48 Kbytes	2.5 Kbytes	PLQP0052JA-A	
R5F21248SDFP	64 Kbytes	3 Kbytes	PLQP0052JA-A	
R5F21244SNXXXFP	16 Kbytes	1 Kbyte	PLQP0052JA-A	N version
R5F21245SNXXXFP	24 Kbytes	2 Kbytes	PLQP0052JA-A	Factory
R5F21246SNXXXFP	32 Kbytes	2 Kbytes	PLQP0052JA-A	programming
R5F21247SNXXXFP	48 Kbytes	2.5 Kbytes	PLQP0052JA-A	product <sup>(1)</sup>
R5F21248SNXXXFP	64 Kbytes	3 Kbytes	PLQP0052JA-A	
R5F21244SNXXXLG	16 Kbytes	1 Kbyte	PTLG0064JA-A	
R5F21246SNXXXLG	32 Kbytes	2 Kbytes	PTLG0064JA-A	
R5F21244SDXXXFP	16 Kbytes	1 Kbyte	PLQP0052JA-A	D version
R5F21245SDXXXFP	24 Kbytes	2 Kbytes	PLQP0052JA-A	Factory
R5F21246SDXXXFP	32 Kbytes	2 Kbytes	PLQP0052JA-A	programming
R5F21247SDXXXFP	48 Kbytes	2.5 Kbytes	PLQP0052JA-A	product <sup>(1)</sup>
R5F21248SDXXXFP	64 Kbytes	3 Kbytes	PLQP0052JA-A	

# Table 1.3 Product Information for R8C/24 Group

NOTE:

1. The user ROM is programmed before shipment.






Figure 1.2 Type Number, Memory Size, and Package of R8C/24 Group



# 1.5 Pin Assignments

Figure 1.4 shows PLQP0052JA-A Package Pin Assignments (Top View). Figure 1.5 shows PTLG0064JA-A Package Pin Assignments.




Figure 1.4 PLQP0052JA-A Package Pin Assignments (Top View)



# 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

# 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

# 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

# 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

# 3. Memory

# 3.1 R8C/24 Group

Figure 3.1 is a Memory Map of R8C/24 Group. The R8C/24 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2-Kbyte internal RAM area is allocated addresses 00400h to 00BFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/24 Group



### **Special Function Registers (SFRs)** 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.7 list the special function registers.

Address	Register	Symbol	After reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	01101000b
0007h	System Clock Control Register 1	CM1	0010000b
0008h			
0009h			
000Ah	Protect Register	PRCR	00h
000Bh			
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDC	00X11111b
0010h	Address Match Interrupt Register 0	RMAD0	00h
0011h	1		00h
0012h			00h
0013h	Address Match Interrupt Enable Register	AIER	00h
0014h	Address Match Interrupt Register 1	RMAD1	00h
0015h	1		00h
0016h	1		00h
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h 10000000b <sup>(6)</sup>
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h			
0027h			
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h	High-Speed On-Chip Oscillator Control Register 4	FRA4	When shipping
002Ah	<u> </u>		·····ə
002Bh	High-Speed On-Chip Oscillator Control Register 6	FRA6	When shipping
002Ch	High-Speed On-Chip Oscillator Control Register 7	FRA7	When shipping
0030h			
0031h	Voltage Detection Register 1 <sup>(2)</sup>	VCA1	00001000b
0032h	Voltage Detection Register 1 <sup>(2)</sup>	VCA2	00h <sup>(3)</sup>
003211		V UNZ	0010000b <sup>(4)</sup>

### SFR Information (1)<sup>(1)</sup> Table 4.1

0030h			
0031h	Voltage Detection Register 1 <sup>(2)</sup>	VCA1	00001000b
0032h	Voltage Detection Register 2 <sup>(2)</sup>	VCA2	00h <sup>(3)</sup> 00100000b <sup>(4)</sup>
0033h			
0034h			
0035h			
0036h	Voltage Monitor 1 Circuit Control Register <sup>(5)</sup>	VW1C	00001000b
0037h	Voltage Monitor 2 Circuit Control Register <sup>(5)</sup>	VW2C	00h
0038h	Voltage Monitor 0 Circuit Control Register <sup>(2)</sup>	VW0C	0000X000b <sup>(3)</sup> 0100X001b <sup>(4)</sup>
0039h			
003Ah			

003Eh 003Fh

X: Undefined

NOTES:

The blank regions are reserved. Do not access locations in these regions. 1.

Software reset, watchdog timer reset, and voltage monitor 1 reset or voltage monitor 2 reset do not affect this register. The LVD0ON bit in the OFS register is set to 1 and hardware reset. Power-on reset, voltage monitor 0 reset or the LVD0ON bit in the OFS register is set to 0, and hardware reset.

1. 2. 3. 4.

Software reset, watchdog timer reset, and voltage monitor 1 reset or voltage monitor 2 reset do not affect b2 and b3. The CSPROINI bit in the OFS register is set to 0. 5.

6.



			A.C
Address	Register	Symbol	After reset
0100h	Timer RA Control Register	TRACR	00h
0101h	Timer RA I/O Control Register	TRAIOC	00h
0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h		1101	
	LIN Control Deviator	LINGR	0.0h
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
		INDEN	
010Fh			
0110h			
0111h			
0112h			
0113h			
0114h			1
0115h			1
0116h			1
0117h		705050	
0118h	Timer RE Second Data Register / Counter Data Register	TRESEC	00h
0119h	Timer RE Minute Data Register / Compare Data Register	TREMIN	00h
011Ah	Timer RE Hour Data Register	TREHR	00h
011Bh	Timer RE Day of Week Data Register	TREWK	00h
011Ch	Timer RE Control Register 1	TRECR1	00h
011Dh	Timer RE Control Register 2	TRECR2	00h
011Eh	Timer RE Count Source Select Register	TRECSR	00001000b
011Fh		TREGOR	000010000
0120h			
0121h			
0122h			
0123h			
0124h			
0125h			
0126h			
0127h			
0128h			
0129h			
012Ah			
012Bh			
012Ch			
012Dh			
012Eh			1
012Fh			
0130h			1
0131h			1
0132h			
0133h			
0134h			l
0135h			I
0136h			
0137h	Timer RD Start Register	TRDSTR	11111100b
0138h	Timer RD Mode Register	TRDMR	00001110b
0139h	Timer RD PWM Mode Register	TRDPMR	10001000b
013Ah	Timer RD Function Control Register	TRDFCR	10000000b
	Timer RD Output Master Enable Register 1	TRDOER1	
013Bh	Timer RD Output Master Enable Register 1		FFh
013Ch	Timer RD Output Master Enable Register 2	TRDOER2	01111111b
013Dh	Timer RD Output Control Register	TRDOCR	00h
013Eh	Timer RD Digital Filter Function Select Register 0	TRDDF0	00h
013Fh	Timer RD Digital Filter Function Select Register 1	TRDDF1	00h
-		•	•

### SFR Information (5)<sup>(1)</sup> Table 4.5

X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.

Symbol		Deremeter	Conditions		Standard		Linit
Symbol	1	Parameter	Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage			2.2		5.5	V
Vss/AVss	Supply voltage			-	0	-	V
Vih	Input "H" voltage			0.8 Vcc	-	Vcc	V
VIL	Input "L" voltage			0	-	0.2 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)		-	_	-160	mA
IOH(sum)	Average sum output "H" current	Sum of all pins IOH(avg)		-	_	-80	mA
IOH(peak)	Peak output "H"	Except P2_0 to P2_7		-	-	-10	mA
	current	P2_0 to P2_7		-	-	-40	mA
IOH(avg)	Average output	Except P2_0 to P2_7		-	-	-5	mA
	"H" current	P2_0 to P2_7		-	-	-20	mA
IOL(sum)	Peak sum output "L" current	Sum of all pins IOL(peak)		-	_	160	mA
IOL(sum)	Average sum output "L" current	Sum of all pins IOL(avg)		-	_	80	mA
IOL(peak)	Peak output "L"	Except P2_0 to P2_7		-	-	10	mA
	current	P2_0 to P2_7		-	-	40	mA
IOL(avg)	Average output	Except P2_0 to P2_7		-	-	5	mA
	"L" current	P2_0 to P2_7		-	-	20	mA
f(XIN)	XIN clock input oscillation frequency		$3.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	20	MHz
			$2.7~\text{V} \leq \text{Vcc} < 3.0~\text{V}$	0		10	MHz
			$2.2~\text{V} \leq \text{Vcc} < 2.7~\text{V}$	0		5	MHz
f(XCIN)	XCIN clock input oscillation frequency		$2.2~V \leq Vcc \leq 5.5~V$	0	-	70	kHz
-	System clock	OCD2 = 0	$3.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	20	MHz
		XIN clock selected	$2.7~V \leq Vcc < 3.0~V$	0	-	10	MHz
IOL(peak)         Peak output "L" current         Exc P2_           IOL(avg)         Average output "L" current         Exc P2_           f(XIN)         XIN clock input oscillation           f(XIN)         XCIN clock input oscillation           f(XCIN)         XCIN clock input oscillation           -         System clock         OC On-		$2.2~V \leq Vcc < 2.7~V$	0	_	5	MHz	
		OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	_	125	_	kHz
			$\begin{tabular}{l} FRA01 = 1 \\ High-speed on-chip \\ oscillator clock selected \\ 3.0 \ V \le Vcc \le 5.5 \ V \end{tabular}$	_	_	20	MHz
			FRA01 = 1 High-speed on-chip oscillator clock selected $2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	_	_	10	MHz
			$\begin{tabular}{l} FRA01 = 1 \\ High-speed on-chip \\ oscillator clock selected \\ 2.2 V \le Vcc \le 5.5 V \end{tabular}$	_	_	5	MHz

**Recommended Operating Conditions** Table 5.2

NOTES:

1. Vcc = 2.2 to 5.5 V at  $T_{opr} = -20$  to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified. 2. The average output current indicates the average value of current measured during 100 ms.

Symbol	Parameter		Conditions		Standard			
Symbol	Paramete	ſ	Conditions	Min.	Тур.	Max.		
tsucyc	SSCK clock cycle time	e		4	_	-	tCYC <sup>(2)</sup>	
tнı	SSCK clock "H" width			0.4	I	0.6	tsucyc	
tlo	SSCK clock "L" width			0.4	-	0.6	tsucyc	
<b>TRISE</b>	SSCK clock rising	Master		-	-	1	tCYC <sup>(2)</sup>	
	time	Slave		-	-	1	μs	
<b>t</b> FALL	SSCK clock falling	Master		-	-	1	tCYC <sup>(2)</sup>	
	time	Slave		-	I	1	μs	
ts∪	SSO, SSI data input s	etup time		100	-	-	ns	
tн	SSO, SSI data input h	old time		1	-	-	tCYC <sup>(2)</sup>	
tlead	SCS setup time	Slave		1tcyc + 50	-	_	ns	
tlag	SCS hold time	Slave		1tcyc + 50	_	_	ns	
top	SSO, SSI data output	delay time		-	-	1	tCYC <sup>(2)</sup>	
tsa	SSI slave access time	;	$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	_	Ī	1.5tcyc + 100	ns	
			$2.2 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	-	_	1.5tcyc + 200	ns	
tOR	SSI slave out open tin	SSI slave out open time		-	_	1.5tcyc + 100	ns	
			$2.2 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	-	_	1.5tcyc + 200	ns	

Table 5.13 Timing Requirements of Clock Synchronous Serial I/O with Chip Select<sup>(1)</sup>

NOTES:

1. Vcc = 2.2 to 5.5 V, Vss = 0 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified. 2.  $1t_{CYC} = 1/f1(s)$ 

Unit

ns ns ns

ns

ns ns ns

ns

ns

ns

ns

\_

\_

Cumbol	Parameter	O an slitter	Standard					
Symbol	Parameter	Condition	Min.	Тур.	Max.			
tSCL	SCL input cycle time		12tcyc + 600 <sup>(2)</sup>	-	-			
<b>t</b> SCLH	SCL input "H" width		3tcyc + 300 <sup>(2)</sup>	-	-			
tSCLL	SCL input "L" width		5tcyc + 500 <sup>(2)</sup>	-	-			
tsf	SCL, SDA input fall time		-	-	300			
tSP	SCL, SDA input spike pulse rejection time		-	-	1tcyc <sup>(2)</sup>			
<b>t</b> BUF	SDA input bus-free time		5tcyc <sup>(2)</sup>	-	-			
<b>t</b> STAH	Start condition input hold time		3tcyc <sup>(2)</sup>	-	-			
<b>t</b> STAS	Retransmit start condition input setup time		3tcyc <sup>(2)</sup>	-	-			

Table 5.14	Timing Requirements of I <sup>2</sup> C bus Interface <sup>(1)</sup>
------------	--

Stop condition input setup time

Data input setup time

Data input hold time

**t**SDAH NOTES:

**t**STOP

tSDAS

1. Vcc = 2.2 to 5.5 V, Vss = 0 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

3tcyc<sup>(2)</sup>


1tcyc + 20<sup>(2)</sup>

0

\_

\_

2. 1tcyc = 1/f1(s)





# Table 5.16Electrical Characteristics (2) [Vcc = 5 V]<br/>(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Parameter Condition	Standard			Unit	
Symbol	Falameter		Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode,	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	10	17	mA
	output pins are open, other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	9	15	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	6	-	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	5	-	mA
		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	4	-	mA	
	High-speed on-chip oscillator mo		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.5	-	mA
		0 1	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	10	15	mA
		XIN clock off         High-speed on-chip oscillator on fOCO = 20 MHz         Low-speed on-chip oscillator on = 125 kHz         Divide-by-8         XIN clock off         High-speed on-chip oscillator on fOCO = 10 MHz         Low-speed on-chip oscillator on = 125 kHz         No division         XIN clock off         High-speed on-chip oscillator on fOCO = 10 MHz         Low-speed on-chip oscillator on = 125 kHz         Divide-by-8         Low-speed on-chip oscillator on = 125 kHz         Divide-by-8         Low-speed on-chip oscillator on = 125 kHz         Divide-by-8         Low-speed on-chip oscillator off         Low-speed on-chip oscillator off         Divide-by-8         Low-speed on-chip oscillator off         Divide-by-8, FMR47 = 1	High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz	_	4	_	mA
			High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz	_	5.5	10	mA
			_	2.5	_	mA	
			High-speed on-chip oscillator off	_	130	300	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	_	130	300	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	_	30	_	μA

RENESAS

# Table 5.17Electrical Characteristics (3) [Vcc = 5 V]<br/>(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Imeter Condition			Unit		
Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
Icc Power supply Wa current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins are Vss	(Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are	Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	25	75	μΑ
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	23	60	μΑ	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	4.0	_	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	2.2	-	μΑ
		Increase during	Without sample & hold	-	2.6	-	mA
		A/D converter operation	With sample & hold	-	1.6	-	mA
		Stop mode	XIN clock off, $T_{opr} = 25^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	0.8	3.0	μΑ
			XIN clock off, $T_{opr} = 85^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	1.2	_	μΑ

# Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

# Table 5.18 XIN Input, XCIN Input

Symbol	Parameter		Standard		
Symbol	Falanielei	Min.	Max.	Unit	
tc(XIN)	XIN input cycle time	50	-	ns	
twh(xin)	XIN input "H" width	25	-	ns	
twl(XIN)	XIN input "L" width	25	-	ns	
tc(XCIN)	XCIN input cycle time	14	-	μS	
tWH(XCIN)	XCIN input "H" width	7	-	μS	
twl(xcin)	XCIN input "L" width	7	-	μS	




Figure 5.8 XIN Input and XCIN Input Timing Diagram when Vcc = 5 V

## Table 5.19 TRAIO Input

Svmbol	Parameter	Stan	Unit	
Symbol		Min.	Max.	Unit
tc(TRAIO)	TRAIO input cycle time	100	-	ns
twh(traio)	TRAIO input "H" width	40	-	ns
twl(traio)	TRAIO input "L" width	40	-	ns




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 5 V

Cumhal	Parameter		Condition		Si	andard		Unit
Symbol					Min.	Тур.	Max.	
Vон	Output "H" voltage	Except P2_0 to P2_7, XOUT	Iон = -1 mA		Vcc - 0.5	ļ	Vcc	V
		P2_0 to P2_7	Drive capacity HIGH	Іон = -5 mA	Vcc - 0.5	_	Vcc	V
			Drive capacity LOW	Iон = -1 mA	Vcc - 0.5	-	Vcc	V
		XOUT	Drive capacity HIGH	Іон = -0.1 mA	Vcc - 0.5	ļ	Vcc	V
			Drive capacity LOW	Іон = -50 μА	Vcc - 0.5	-	Vcc	V
VoL Output	Output "L" voltage	Except P2_0 to P2_7, XOUT	IoL = 1 mA		-	-	0.5	V
		P2_0 to P2_7	Drive capacity HIGH	IOL = 5 mA	_	_	0.5	V
			Drive capacity LOW	IOL = 1 mA	-	-	0.5	V
		XOUT	Drive capacity HIGH	IOL = 0.1 mA	-	-	0.5	V
			Drive capacity LOW	Iol = 50 μA	-	-	0.5	V
VT+-VT-	Hysteresis	INT0, INT1, INT2, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.1	0.3	_	V
		RESET			0.1	0.4	-	V
Ін	Input "H" current		VI = 3 V, Vcc = 3	V	-	_	4.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 3	V	-	-	-4.0	μA
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 3	V	66	160	500	kΩ
RfXIN	Feedback resistance	XIN			-	3.0	-	MΩ
Rfxcin	Feedback resistance	XCIN			-	18	_	MΩ
Vram	RAM hold voltage		During stop mode	Э	1.8	-	-	V


Table 5.22	<b>Electrical Characteristics</b>	(3) [Vcc = 3 V]
		(•)[:••••••]

NOTE:

1. Vcc =2.7 to 3.3 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.

Symbol	Deremeter	Sta	Standard		
	Parameter		Max.	Unit	
tc(CK)	CLKi input cycle time	300	-	ns	
tW(CKH)	CLKi input "H" width	150	-	ns	
tW(CKL)	CLKi Input "L" width	150	-	ns	
td(C-Q)	TXDi output delay time	-	80	ns	
th(C-Q)	TXDi hold time	-	ns		
tsu(D-C)	RXDi input setup time		-	ns	
th(C-D)	RXDi input hold time 90 -				

i = 0 or 1





## Table 5.27 External Interrupt INTi (i = 0 to 3) Input

Symbol	Parameter	Stan	Unit	
Symbol	Falameter			Max.
tw(INH)	INTO input "H" width	380(1)	-	ns
tw(INL)	INTO input "L" width	380(2)	1	ns

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





Figure 5.15 External Interrupt INTi Input Timing Diagram when Vcc = 3 V

Symbol	Deremeter	Star	Standard		
	Parameter		Max.	Unit	
tc(CK)	CLKi input cycle time	800	-	ns	
tw(CKH)	CLKi input "H" width	400	-	ns	
tw(CKL)	CLKi input "L" width	400	-	ns	
td(C-Q)	TXDi output delay time	-	200	ns	
th(C-Q)	TXDi hold time	-	ns		
tsu(D-C)	RXDi input setup time		-	ns	
th(C-D)	RXDi input hold time 90 -				

i = 0 or 1





# Table 5.33 External Interrupt INTi (i = 0 to 3) Input

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Unit
tw(INH)	INTO input "H" width	1000(1)	-	ns
tw(INL)	INTO input "L" width         1000 <sup>(2)</sup> -			

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.






Figure 5.19 External Interrupt INTi Input Timing Diagram when VCC = 2.2 V

# **Package Dimensions**

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.





RENESAS

**REVISION HISTORY** 

# R8C/24 Group, R8C/25 Group Datasheet

Davi	Dete		Description
Rev.	Date	Page	Summary
0.40	Jan 24, 2006	46	Package Dimensions; "TBD" $\rightarrow$ "PLQP0052JA-A (52P6A-A)" added
1.00	May 31, 2006	all pages	"Under development" deleted
		1	1. Overview; "data flash ROM" $\rightarrow$ "data flash" revised
		3	Table 1.2 Functions and Specifications for R8C/25 Group revised
		4	Figure 1.1 Block Diagram; "System clock generator" $\rightarrow$ "System clock generation circuit" revised
		5 to 6	Table 1.3 Product Information for R8C/24 Group and Table 1.4 Product Information for R8C/25 Group; A part of (D) mark is deleted.
		9	Table 1.6 Pin Name Information by Pin Number NOTE1 added
		15	Table 4.1 SFR Information(1); 001Ch: "00h" → "00h, 1000000b" revised 0029h: High-Speed On-Chip Oscillator Control Register 4 FRA4 When shipping added 002Bh: High-Speed On-Chip Oscillator Control Register 6 FRA6 When shipping added NOTE6 added
		19	Table 4.5 SFR Information(5); 0118h: Timer RE Second Data Register / Counter Data Register, 0119h: Timer RE Minute Data Register / Compare Data Register register name revised
		20	Table 4.6 SFR Information(6); 0143h: "11000000b" → "11100000b" revised
		22	Table 5.2 Recommended Operating Conditions revised
		24	Table 5.4 Flash Memory (Program ROM) Electrical Characteristics revised
		25	Table 5.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics revised
		26	Figure 5.2 Time delay until Suspend title revised
		27	Table 5.9 Voltage Monitor 0 Reset Electrical Characteristics → Table 5.9 Power-on Reset Circuit, Voltage Monitor 0 Reset Electrical Characteristics revised Table 5.10 Power-on Reset Circuit Electrical Characteristics (When Not Using Voltage Monitor 0 Reset) deleted Figure 5.3 Power-on Reset Circuit Electrical Characteristics revised
		28	Table 5.10 High-speed On-Chip Oscillator Circuit Electrical         Characteristics revised         Table 5.11 Low-speed On-Chip Oscillator Circuit Electrical         Characteristics revised         Characteristics revised
		35	Table 5.16 Electrical Characteristics (2) [Vcc = 5 V] revised
		39	Table 5.22 Electrical Characteristics (4) [Vcc = 3 V] revised
		43	Table 5.28 Electrical Characteristics (6) [Vcc = 2.2 V] revised
		46	Package Dimensions; "The latest package Renesas Technology website." added

# RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
  Pines
  This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
  But not infinited to, product data. diagrams, charts, programs, algorithms, and application scule as the development of weapons of mass and regulations, and proceedures required by such laws and regulation.
  All information in this document, included in this document for the purpose of military application scuch as the development of weapons of mass and regulations, and proceedures required by such laws and regulations.
  All information included in this document, such as product data, diagrams, charts, programs, algorithms, and application carcuit examples, is current as of the data the discovered in this document, but Renesas as an evel and inferent information in the data current for the purpose of any data programs. Algorithms, and application is a the development of a different information in the data diagrams, charts, programs, algorithms, and application is additional and different information in the data different information in the data the information in the data different information included in the document.
  Renes



## **RENESAS SALES OFFICES**

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

### Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

# Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com