



Welcome to [E-XFL.COM](#)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC 603e
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	166MHz
Co-Processors/DSP	-
RAM Controllers	SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	357-BBGA
Supplier Device Package	357-PBGA (25x25)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8241lq166d">https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8241lq166d</a>





Figure 1. MPC8241 Block Diagram

- Write buffering for PCI and processor accesses
- Normal parity, read-modify-write (RMW), or ECC
- Data-path buffering between memory interface and processor
- Low-voltage TTL logic (LVTTL) interfaces
- 272 Mbytes of base and extended ROM/Flash/PortX space
- Base ROM space for 8-bit data path or same size as the SDRAM data path (32- or 64-bit)
- Extended ROM space for 8-, 16-, 32-bit gathering data path, 32- or 64-bit (wide) data path
- PortX: 8-, 16-, 32-, or 64-bit general-purpose I/O port using ROM controller interface with programmable address strobe timing, data ready input signal (DRDY), and 4 chip selects
- 32-bit PCI interface
  - Operates up to 66 MHz
  - PCI 2.2-compatible
  - PCI 5.0-V tolerance
  - Dual address cycle (DAC) for 64-bit PCI addressing (master only)
  - PCI locked accesses to memory
  - Accesses to PCI memory, I/O, and configuration spaces
  - Selectable big- or little endian operation
  - Store gathering of processor-to-PCI write and PCI-to-memory write accesses
  - Memory prefetching of PCI read accesses
  - Selectable hardware-enforced coherency
  - PCI bus arbitration unit (five request/grant pairs)
  - PCI agent mode capability
  - Address translation with two inbound and outbound units (ATU)
  - Internal configuration registers accessible from PCI
- Two-channel integrated DMA controller (writes to ROM/PortX not supported)
  - Direct mode or chaining mode (automatic linking of DMA transfers)
  - Scatter gathering—read or write discontinuous memory
  - 64-byte transfer queue per channel
  - Interrupt on completed segment, chain, and error
  - Local-to-local memory
  - PCI-to-PCI memory
  - Local-to-PCI memory
  - PCI memory-to-local memory
- Message unit
  - Two doorbell registers
  - Two inbound and two outbound messaging registers
  - I<sub>2</sub>O message interface

Figure 2 shows supply voltage sequencing and separation cautions.



**Notes:**

1. Numbers associated with waveform separations correspond to caution numbers listed in Table 2.
2. See the Cautions section of Table 2 for details on this topic.
3. Refer to Table 8 for details on PLL relock and reset signal assertion timing requirements.
4. Refer to Table 10 for details on reset configuration pin setup timing requirements.
5.  $\overline{\text{HRST\_CPU}}/\overline{\text{HRST\_CTRL}}$  must transition from a logic 0 to a logic 1 in less than one SDRAM\_SYNC\_IN clock cycle for the device to be in the nonreset state.
6. PLL\_CFG signals must be driven on reset and must be held for at least 25 clock cycles after the negation of  $\overline{\text{HRST\_CTRL}}$  and  $\overline{\text{HRST\_CPU}}$  negate in order to be latched.

**Figure 2. Supply Voltage Sequencing and Separation Cautions**

## 4.4 Thermal Characteristics

Table 6 provides the package thermal characteristics for the MPC8241. For details, see [Section 7.7](#), “Thermal Management.”

**Table 6. Thermal Characterization Data**

Rating	Thermal Test Board Description	Symbol	Value <sup>7</sup> (166- and 200-MHz Parts)	Value <sup>7</sup> (266-MHz Part)	Unit	Notes
Junction-to-ambient natural convection	Single-layer board (1s)	$R_{\theta JA}$	38	28	°C/W	1, 2
Junction-to-ambient natural convection	Four-layer board (2s2p)	$R_{\theta JMA}$	25	20	°C/W	1, 3
Junction-to-ambient (@200 ft/min)	Single-layer board (1s)	$R_{\theta JMA}$	31	22	°C/W	1, 3
Junction-to-ambient (@200 ft/min)	Four-layer board (2s2p)	$R_{\theta JMA}$	22	17	°C/W	1, 3
Junction-to-board (bottom)	Four-layer board (2s2p)	$R_{\theta JB}$	17	11	°C/W	4
Junction-to-case (top)	Single-layer board (1s)	$R_{\theta JC}$	8	7	°C/W	5
Junction-to-package top	Natural convection	$\Psi_{JT}$	2	2	°C/W	6

**Notes:**

1. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, airflow, power dissipation of other components on the board, and board thermal resistance.
2. Per SEMI G38-87 and EIA/JESD51-2 with the board horizontal.
3. Per EIA/JESD51-6 with the board horizontal.
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature.
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per EIA/JESD51-2.
7. Note that the 166- and 200-MHz parts are in a two-layer package and the 266-MHz part is in a four-layer package, which causes the two package types to have different thermal characterization data.

## 4.5 AC Electrical Characteristics

After fabrication, functional parts are sorted by maximum processor core frequency as shown in [Table 7](#) and tested for conformance to the AC specifications for that frequency. The processor core frequency is determined by the bus (PCI\_SYNC\_IN) clock frequency and the settings of the PLL\_CFG[0:4] signals. Parts are sold by maximum processor core frequency. See [Section 8](#), “Ordering Information.”


Register settings that define each DLL mode are shown in [Table 9](#).

**Table 9. DLL Mode Definition**

DLL Mode	Bit 2 of Configuration Register at 0x76	Bit 7 of Configuration Register at 0x72
Normal tap delay, No DLL extend	0	0
Normal tap delay, DLL extend	0	1
Max tap delay, No DLL extend	1	0
Max tap delay, DLL extend	1	1

The DLL\_MAX\_DELAY bit can lengthen the amount of time through the delay line by increasing the time between each of the 128 tap points in the delay line. Although this increased time makes it easier to guarantee that the reference clock is within the DLL lock range, there may be slightly more jitter in the output clock of the DLL if the phase comparator shifts the clock between adjacent tap points. Refer to the Freescale application note AN2164, *MPC8245/MPC8241 Memory Clock Design Guidelines: Part 1*, for details on DLL modes and memory design.

The value of the current tap point after the DLL locks can be determined by reading bits 6–0 (DLL\_TAP\_COUNT) of the DLL tap count register (DTCR, located at offset 0xE3). These bits store the value (binary 0 through 127) of the current tap point and can indicate whether the DLL advances or decrements as it maintains the DLL lock. Therefore, for evaluation purposes, DTCR can be read for all DLL modes that support the  $T_{loop}$  value used for the trace length of SDRAM\_SYNC\_OUT to SDRAM\_SYNC\_IN. The DLL mode with the smallest tap point value in the DTCR should be used because the bigger the tap point value, the more jitter that can be expected for clock signals. Keeping a DLL mode locked below tap point decimal 12 is not recommended.



**Figure 7. DLL Locking Range Loop Delay versus Frequency of Operation for DLL\_Extend=0 and Normal Tap Delay**


**Table 11. Output AC Timing Specifications (continued)**

Num	Characteristic	Min	Max	Unit	Notes
14b	<i>sys_logic_clk</i> to output high impedance (for all others)	—	4.0	ns	2

**Notes:**

- All PCI signals are measured from  $GV_{DD\_OV_{DD}}/2$  of the rising edge of *PCI\_SYNC\_IN* to  $0.285 \times GV_{DD\_OV_{DD}}$  or  $0.615 \times GV_{DD\_OV_{DD}}$  of the signal in question for 3.3 V PCI signaling levels. See [Figure 12](#).
- All memory and related interface output signal specifications are specified from the  $VM = 1.4$  V of the rising edge of the memory bus clock, *sys\_logic\_clk* to the TTL level (0.8 or 2.0 V) of the signal in question. *sys\_logic\_clk* is the same as *PCI\_SYNC\_IN* in 1:1 mode, but is twice the frequency in 2:1 mode (processor/memory bus clock rising edges occur on every rising and falling edge of *PCI\_SYNC\_IN*). See [Figure 11](#).
- PCI based signals are composed of the following signals:  $\overline{LOCK}$ ,  $\overline{IRDY}$ ,  $\overline{C/BE}[3:0]$ ,  $\overline{PAR}$ ,  $\overline{TRDY}$ ,  $\overline{FRAME}$ ,  $\overline{STOP}$ ,  $\overline{DEVSEL}$ ,  $\overline{PERR}$ ,  $\overline{SERR}$ ,  $AD[31:0]$ ,  $\overline{REQ}[4:0]$ ,  $\overline{GNT}[4:0]$ ,  $\overline{IDSEL}$ , and  $\overline{INTA}$ .
- To meet minimum output hold specifications relative to *PCI\_SYNC\_IN* for both 33- and 66-MHz PCI systems, the MPC8241 has a programmable output hold delay for PCI signals (the *PCI\_SYNC\_IN* to output valid timing is also affected). The initial value of the output hold delay is determined by the values on the  $\overline{MCP}$  and  $\overline{CKE}$  reset configuration signals; the values on these two signals are inverted and subsequently stored as the initial settings of  $PCI\_HOLD\_DEL = PMCR2[5, 4]$  (power management configuration register 2 <0x72>), respectively. Because  $\overline{MCP}$  and  $\overline{CKE}$  have internal pull-up resistors, the default value of  $PCI\_HOLD\_DEL$  after reset is 0b00. Additional output hold delay values are available by programming the  $PCI\_HOLD\_DEL$  value of the  $PMCR2$  configuration register. See [Figure 15](#) for  $PCI\_HOLD\_DEL$  effect on output valid and hold time.

[Figure 14](#) provides the AC test load for the MPC8241.


**Figure 14. AC Test Load for the MPC8241**

**Table 13. I<sup>2</sup>C AC Electrical Specifications (continued)**

 All values refer to  $V_{IH}$  (min) and  $V_{IL}$  (max) levels (see Table 12).


Parameter	Symbol <sup>1</sup>	Min	Max	Unit
Noise margin at the HIGH level for each connected device (including hysteresis)	$V_{NH}$	$0.2 \times OV_{DD}$	—	V

**Note:**

- The symbols used for timing specifications herein follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{I2DVKH}$  symbolizes I<sup>2</sup>C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the  $t_{I2C}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{I2SXKL}$  symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the start condition (S) went invalid (X) relative to the  $t_{I2C}$  clock reference (K) going to the low (L) state or hold time. Also,  $t_{I2PVKH}$  symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the stop condition (P) reaching the valid state (V) relative to the  $t_{I2C}$  clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- As a transmitter, the MPC8245 provides a delay time of at least 300 ns for the SDA signal (referred to the  $V_{ihmin}$  of the SCL signal) to bridge the undefined region of the falling edge of SCL to avoid the unintended generation of a Start or Stop condition. When the MPC8245 acts as the I<sup>2</sup>C bus master while transmitting, it drives both SCL and SDA. As long as the load on SCL and SDA is balanced, the MPC8245 does not cause an unintended generation of a Start or Stop condition. Therefore, the 300 ns SDA output delay time is not a concern. If, under some rare condition, the 300 ns SDA output delay time is required for the MPC8245 as transmitter, the following setting is recommended for the FDR bit field of the I2CFDR register to ensure both the desired I<sup>2</sup>C SCL clock frequency and SDA output delay time are achieved. It is assumed that the desired I<sup>2</sup>C SCL clock frequency is 400 KHz and the digital filter sampling rate register (DFFSR bits in I2CFDR) is programmed with its default setting of 0x10 (decimal 16):
 

SDRAM Clock Frequency	100 MHz	133 MHz
FDR Bit Setting	0x00	0x2A
Actual FDR Divider Selected	384	896
Actual I <sup>2</sup> C SCL Frequency Generated	260.4 KHz	148.4 KHz

For details on I<sup>2</sup>C frequency calculation, refer to the application note AN2919 “Determining the I<sup>2</sup>C Frequency Divider Ratio for SCL”.
- The maximum  $t_{I2DXKL}$  has only to be met if the device does not stretch the LOW period ( $t_{I2CL}$ ) of the SCL signal.
- Guaranteed by design

 Figure 16 provides the AC test load for the I<sup>2</sup>C.

**Figure 16. I<sup>2</sup>C AC Test Load**



## 5.3 Pinout Listings

Table 16 provides the pinout listing for the MPC8241, 357 PBGA package.

**Table 16. MPC8241 Pinout Listing**

Signal Name	Package Pin Number	Pin Type	Power Supply	Output Driver Type	Notes
<b>PCI Interface Signals</b>					
$\overline{C/BE}[3:0]$	V11 V7 W3 R3	I/O	GV <sub>DD</sub> _OV <sub>DD</sub>	DRV_PCI	1, 2
$\overline{DEVSEL}$	U6	I/O	GV <sub>DD</sub> _OV <sub>DD</sub>	DRV_PCI	2, 3
$\overline{FRAME}$	T8	I/O	GV <sub>DD</sub> _OV <sub>DD</sub>	DRV_PCI	2, 3
$\overline{IRDY}$	U7	I/O	GV <sub>DD</sub> _OV <sub>DD</sub>	DRV_PCI	2, 3
LOCK	V6	Input	GV <sub>DD</sub> _OV <sub>DD</sub>	—	3
AD[31:0]	U13 V13 U11 W14 V14 U12 W10 T10 V10 U9 V9 W9 W8 T9 W7 V8 V4 W4 V3 V2 T5 R6 V1 T2 U3 P3 T4 R1 T3 R4 U2 U1	I/O	GV <sub>DD</sub> _OV <sub>DD</sub>	DRV_PCI	1, 2
PAR	R7	I/O	GV <sub>DD</sub> _OV <sub>DD</sub>	DRV_PCI	2
$\overline{GNT}[3:0]$	W15 U15 W17 V12	Output	GV <sub>DD</sub> _OV <sub>DD</sub>	DRV_PCI	1, 2
$\overline{GNT4/DA5}$	T11	Output	GV <sub>DD</sub> _OV <sub>DD</sub>	DRV_PCI	2, 4, 5
$\overline{REQ}[3:0]$	V16 U14 T15 V15	Input	GV <sub>DD</sub> _OV <sub>DD</sub>	—	1, 6
$\overline{REQ4/DA4}$	W13	I/O	GV <sub>DD</sub> _OV <sub>DD</sub>	—	5, 6
$\overline{PERR}$	T7	I/O	GV <sub>DD</sub> _OV <sub>DD</sub>	DRV_PCI	2, 3, 7
$\overline{SERR}$	U5	I/O	GV <sub>DD</sub> _OV <sub>DD</sub>	DRV_PCI	2, 3, 8
STOP	W5	I/O	GV <sub>DD</sub> _OV <sub>DD</sub>	DRV_PCI	2, 3
$\overline{TRDY}$	W6	I/O	GV <sub>DD</sub> _OV <sub>DD</sub>	DRV_PCI	2, 3
$\overline{INTA}$	T12	Output	GV <sub>DD</sub> _OV <sub>DD</sub>	DRV_PCI	2, 8
IDSEL	U10	Input	GV <sub>DD</sub> _OV <sub>DD</sub>	—	—
<b>Memory Interface Signals</b>					
MDL[0:31]	M19 M17 L16 L17 K18 J18 K17 K16 J15 J17 H18 F16 H16 H15 G17 D19 B3 C4 C2 D3 G5 E1 H5 E2 F1 F2 G2 J5 H1 H4 J4 J1	I/O	GV <sub>DD</sub> _OV <sub>DD</sub>	DRV_STD_MEM	1, 9
MDH[0:31]	M18 L18 L15 K19 K15 J19 J16 H17 G19 G18 G16 D18 F18 E18 G15 E15 C3 D4 E5 F5 D1 E4 D2 E3 F4 G3 G4 G1 H2 J3 J2 K5	I/O	GV <sub>DD</sub> _OV <sub>DD</sub>	DRV_STD_MEM	1
DQM[0:7]	A18 B18 A6 C7 D15 D14 A9 B8	Output	GV <sub>DD</sub> _OV <sub>DD</sub>	DRV_MEM_CTRL	1
$\overline{CS}[0:7]$	A17 B17 C16 C17 C9 C8 A10 B10	Output	GV <sub>DD</sub> _OV <sub>DD</sub>	DRV_MEM_CTRL	1
FOE	A7	I/O	GV <sub>DD</sub> _OV <sub>DD</sub>	DRV_MEM_CTRL	10, 11
$\overline{RCS0}$	C10	Output	GV <sub>DD</sub> _OV <sub>DD</sub>	DRV_MEM_CTRL	10, 11

**Table 16. MPC8241 Pinout Listing (continued)**

Signal Name	Package Pin Number	Pin Type	Power Supply	Output Driver Type	Notes
DA[10:6]/ PLL_CFG[0:4]	N3 N2 N1 M4 M3	I/O	GV <sub>DD</sub> _OV <sub>DD</sub>	—	1, 5, 20
DA[11]	T13	Output	GV <sub>DD</sub> _OV <sub>DD</sub>	DRV_PCI	1, 19
DA[12:13]	M16 N16	Output	GV <sub>DD</sub> _OV <sub>DD</sub>	DRV_STD_MEM	19
DA[14:15]	B6 D8	Output	GV <sub>DD</sub> _OV <sub>DD</sub>	DRV_MEM_CTRL	1, 19

**Notes:**

- Multi-pin signals such as AD[31:0] or MDL[0:31] physical package pin numbers are listed in order corresponding to the signal names. Ex: AD0 is on pin U1, AD1 is on pin U2,..., AD31 is on pin U13.
- This pin is affected by a programmable PCI\_HOLD\_DEL parameter.
- A weak pull-up resistor (2–10 kΩ) should be placed on this PCI control pin to LV<sub>DD</sub>.
- GNT4 is a reset configuration pin with an internal pull-up resistor that is enabled only when in the reset state.
- This pin is a multiplexed signal and appears more than once in this table.
- This pin has an internal pull-up resistor that is enabled at all times. The value of the internal pull-up resistor is not guaranteed, but is sufficient to prevent unused inputs from floating.
- This pin is a sustained three-state pin as defined by the *PCI Local Bus Specification (Rev. 2.2)*.
- This pin is an open-drain signal.
- DL[0] is a reset configuration pin with an internal pull-up resistor that is enabled only when in the reset state. The value of the internal pull-up resistor is not guaranteed, but is sufficient to ensure that a logic 1 is read into configuration bits during reset.
- This pin has an internal pull-up resistor that is enabled only when in the reset state. The value of the internal pull-up resistor is not guaranteed, but is sufficient to ensure that a logic 1 is read into configuration bits during reset.
- This pin is a reset configuration pin.
- A weak pull-up resistor (2–10 kΩ) should be placed on this pin to GV<sub>DD</sub>\_OV<sub>DD</sub>.
- V<sub>IH</sub> and V<sub>IL</sub> for these signals are the same as the PCI V<sub>IH</sub> and V<sub>IL</sub> entries in [Table 3](#).
- External PCI clocking source or fanout buffer may be required for system if using the MPC8241 DUART functionality because PCI\_CLK[0:3] are not available in DUART mode. Only PCI\_CLK4 is available in DUART mode.
- OSC\_IN uses the 3.3-V PCI interface driver, which is 5-V tolerant. See [Table 2](#) for details.
- This pin can be programmed as driven (default) or as open-drain (in MIOCR 1).
- All grounded pins are connected together. Connections should not be made to individual pins. The list represents the balls that are connected to ground.
- GV<sub>DD</sub>\_OV<sub>DD</sub> must not exceed V<sub>DD</sub>/AV<sub>DD</sub>/AV<sub>DD</sub>2 by more than 1.8 V at any time including during power-on reset. Note that GV<sub>DD</sub>\_OV<sub>DD</sub> pins are all shorted together, PWRRING. The list represents the balls that are connected to PWRRING. Connections should not be made to individual PWRRING pins.
- Treat these pins as no connects unless debug address functionality is used.
- PLL\_CFG signals must be driven on reset and must be held for at least 25 clock cycles after the negation of  $\overline{\text{HRST\_CTRL}}$  and  $\overline{\text{HRST\_CPU}}$  in order to be latched.
- Place a pull-up resistor of 120 Ω or less on the  $\overline{\text{TEST0}}$  pin.
- SDRAM\_CLK[0:3] and SDRAM\_SYNC\_OUT signals use DRV\_MEM\_CTRL for chip Rev. 1.1 (A). These signals use DRV\_MEM\_CLK for chip Rev. 1.2B.
- The driver capability of this pin is hardwired to 40 Ω and cannot be changed.
- Freescale typically expects that customers using the serial port will have sufficient drivers available in the RS232 transceiver to drive the CTS pin actively as an input if they are using that mode. No pullups would be needed in these circumstances.
- HRST\_CPU/HRST\_CTRL must transition from a logic 0 to a logic 1 in less than one SDRAM\_SYNC\_IN clock cycle for the device to be in the nonreset state

## 6 PLL Configuration

The PLL\_CFG[0:4] are configured by the internal PLLs. For a specific PCI\_SYNC\_IN (PCI bus) frequency, the PLL configuration signals set both the peripheral logic/memory bus PLL (VCO) frequency of operation for the PCI-to-memory frequency multiplying and the MPC603e CPU PLL (VCO) frequency of operation for memory-to-CPU frequency multiplying. The PLL configurations are shown in [Table 17](#) and [Table 18](#).

**Table 17. PLL Configurations (166- and 200-MHz)**

Ref <sup>2</sup>	PLL_CFG [0:4] <sup>1</sup>	166 MHz-Part <sup>2</sup>			200-MHz Part <sup>2</sup>			Multipliers	
		PCI Clock Input (PCI_SYNC_IN) Range <sup>3</sup> (MHz)	Peripheral Logic/ Mem Bus Clock Range (MHz)	CPU Clock Range (MHz)	PCI Clock Input (PCI_SYNC_IN) Range <sup>3</sup> (MHz)	Peripheral Logic/ Mem Bus Clock Range (MHz)	CPU Clock Range (MHz)	PCI-to-Mem (Mem VCO)	Mem-to-CPU (CPU VCO)
0	00000	Not available			25-26 <sup>5</sup>	75-78	188-195	3 (2)	2.5 (2)
2	00010	34 <sup>4</sup> -37 <sup>5</sup>	34-37	153-166	34 <sup>4</sup> -44 <sup>5</sup>	34-44	153-200	1 (4)	4.5 (2)
3	00011 <sup>6</sup>	50 <sup>7</sup> -66 <sup>3</sup>	50-66	100-132	50 <sup>7</sup> -66 <sup>3</sup>	50-66	100-132	1 (Bypass)	2 (4)
4	00100	25-41 <sup>5</sup>	50-82	100-164	25-44 <sup>8,10</sup>	50-88	100-176	2 (4)	2 (4)
6	00110 <sup>9</sup>	Bypass			Bypass			Bypass	Bypass
7 Rev. B	00111 <sup>6</sup>	50 <sup>4</sup> -55 <sup>5</sup>	50-55	150-166	50 <sup>4</sup> -66 <sup>3</sup>	50-66	150-198	1 (Bypass)	3 (2)
7 Rev. D	00111	Not available							
8	01000	50 <sup>4</sup> -55 <sup>5</sup>	50-55	150-166	50 <sup>4</sup> -66 <sup>3</sup>	50-66	150-198	1 (4)	3 (2)
9	01001	38 <sup>4</sup> -41 <sup>5,11</sup>	76-82	152-164	38 <sup>4</sup> -50 <sup>5,12</sup>	76-100	152-200	2 (2)	2 (2)
B	01011	Not available			44 <sup>5</sup>	66	198	2(2)	2.5(2)
C	01100	30 <sup>4</sup> -33 <sup>5</sup>	60-66	150-165	30 <sup>4</sup> -40 <sup>5</sup>	60-80	150-200	2 (4)	2.5 (2)
E	01110	25-27 <sup>5</sup>	50-54	150-162	25-33 <sup>5</sup>	60-66	150-198	2 (4)	3 (2)
10	10000	25-27 <sup>5,11</sup>	75-83	150-166	25-33 <sup>5,12</sup>	75-100	150-200	3 (2)	2 (2)
12	10010	50 <sup>4</sup> -55 <sup>5,11</sup>	75-83	150-166	50 <sup>4</sup> -66 <sup>3</sup>	75-99	150-198	1.5 (2)	2 (2)
14	10100	Not available			25-28 <sup>5</sup>	50-56	175-196	2 (4)	3.5 (2)
16	10110				25 <sup>5</sup>	50	200	2(4)	4(2)
17	10111				25 <sup>5</sup>	100	200	4(2)	2(2)
19	11001	33 <sup>5,13</sup>	66	165	33 <sup>13</sup> -40 <sup>5</sup>	66-80	165-200	2(2)	2.5(2)
1A	11010	37 <sup>4</sup> -41 <sup>5</sup>	37-41	150-166	37 <sup>4</sup> -50 <sup>5</sup>	37-50	150-200	1 (4)	4 (2)
1B	11011	Not available			33 <sup>5,13</sup>	66	198	2(2)	3(2)
1C	11100				44 <sup>5,13</sup>	66	198	1.5(2)	3(2)
1D	11101	44 <sup>5,13</sup>	66	166	44 <sup>13</sup> -53 <sup>5</sup>	66-80	165-200	1.5 (2)	2.5 (2)

Table 18. PLL Configurations (266-MHz Parts) (continued)

Ref <sup>2</sup>	PLL_CFG[0:4] <sup>10,11</sup>	266-MHz Part <sup>9</sup>			Multipliers	
		PCI Clock Input (PCI_SYNC_IN) Range <sup>1</sup> (MHz)	Periph Logic/ Mem Bus Clock Range (MHz)	CPU Clock Range (MHz)	PCI-to-Mem (Mem VCO)	Mem-to-CPU (CPU VCO)
6	00110 <sup>13</sup>	Bypass			Bypass	
7 (Rev. B)	00111 <sup>12</sup>	50 <sup>6</sup> –66 <sup>1</sup>	50–66	150–198	1 (Bypass)	3 (2)
7 (Rev. D)	00111 <sup>14</sup>	Not Available				
8	01000	50 <sup>6</sup> –66 <sup>1</sup>	50–66	150–198	1 (4)	3 (2)
9	01001	38 <sup>6</sup> –66 <sup>1</sup>	76–132	152–264	2 (2)	2 (2)
A	01010	25–29 <sup>5</sup>	50–58	225–261	2 (4)	4.5 (2)
B	01011	45 <sup>3</sup> –59 <sup>5</sup>	68–88	204–264	1.5 (2)	3 (2)
C	01100	30 <sup>6</sup> –44 <sup>4</sup>	60–88	150–220	2 (4)	2.5 (2)
D	01101	45 <sup>3</sup> –50 <sup>5</sup>	68–75	238–263	1.5 (2)	3.5 (2)
E	01110	25–44 <sup>5</sup>	50–88	150–264	2 (4)	3 (2)
F	01111	25 <sup>5</sup>	75	263	3 (2)	3.5 (2)
10	10000	25–44 <sup>5</sup>	75–132	150–264	3 (2)	2 (2)
11	10001	25–26 <sup>5</sup>	100–106	250–266	4 (2)	2.5 (2)
12	10010	50 <sup>6</sup> –66 <sup>1</sup>	75–99	150–198	1.5 (2)	2 (2)
13	10011	Not available			4 (2)	3 (2)
14	10100	25–38 <sup>5</sup>	50–76	175–266	2 (4)	3.5 (2)
15	10101	Not available			2.5 (2)	4 (2)
16	10110	25–33 <sup>5</sup>	50–66	200–264	2 (4)	4 (2)
17	10111	25–33 <sup>5</sup>	100–132	200–264	4 (2)	2 (2)
18	11000	27 <sup>3</sup> –35 <sup>5</sup>	68–88	204–264	2.5 (2)	3 (2)
19	11001	33 <sup>3</sup> –53 <sup>5</sup>	66–106	165–265	2 (2)	2.5 (2)
1A	11010	50 <sup>18</sup> –66 <sup>1</sup>	50–66	200–264	1 (4)	4 (2)
1B	11011	34 <sup>3</sup> –44 <sup>5</sup>	68–88	204–264	2 (2)	3 (2)
1C	11100	44 <sup>3</sup> –59 <sup>5</sup>	66–88	198–264	1.5 (2)	3 (2)
1D	11101	44 <sup>3</sup> –66 <sup>1</sup>	66–99	165–248	1.5 (2)	2.5 (2)
1E (Rev. B)	11110 <sup>8</sup>	Not usable			Off	Off
1E (Rev. D)	11110	33 <sup>3</sup> –38 <sup>5</sup>	66–76	231–266	2(2)	3.5(2)





Figure 27. COP Connector Diagram

## 7.7 Thermal Management


This section provides thermal management information for the plastic ball grid array (PBGA) package for air-cooled applications. Depending on the application environment and the operating frequency, a heat sink may be required to maintain junction temperature within specifications. Proper thermal control design primarily depends on the system-level design: heat sink, airflow, and thermal interface material. To reduce the die-junction temperature, heat sinks can be attached to the package by several methods: adhesive, spring clip to holes in the printed-circuit board or package, or mounting clip and screw assembly (see Figure 28).



**Figure 28. Package Exploded Cross-Sectional View with Several Heat Sink Options**

Figure 29 depicts the die junction-to-ambient thermal resistance for four typical cases:

- A heat sink is not attached to the PBGA package and a high board-level thermal loading from adjacent components exists (label used—1s).
- A heat sink is not attached to the PBGA package and a low board-level thermal loading from adjacent components exists (label used—2s2p).
- A large heat sink (cross cut extrusion,  $38 \times 38 \times 16.5$  mm) is attached to the PBGA package and a high board-level thermal loading from adjacent components exists (label used—1s/sink).
- A large heat sink (cross cut extrusion,  $38 \times 38 \times 16.5$  mm) is attached to the PBGA package and a low board-level thermal loading from adjacent components exists (label used—2s2p/sink).



**Figure 29. Die Junction-to-Ambient Resistance**

The board designer can choose among several types of heat sinks to place on the MPC8241. Several commercially available heat sinks for the MPC8241 are provided by the following vendors:

Aavid Thermalloy 603-224-9988  
 80 Commercial St.  
 Concord, NH 03301  
 Internet: [www.aavidthermalloy.com](http://www.aavidthermalloy.com)

Alpha Novatech 408-749-7601  
 473 Sapena Ct. #15  
 Santa Clara, CA 95054  
 Internet: [www.alphanovatech.com](http://www.alphanovatech.com)

International Electronic Research Corporation (IERC) 818-842-7277  
 413 North Moss St.  
 Burbank, CA 91502  
 Internet: [www.ctscorp.com](http://www.ctscorp.com)

Tyco Electronics 800-522-6752  
 Chip Coolers™  
 P.O. Box 3668  
 Harrisburg, PA 17105-3668  
 Internet: [www.chipcoolers.com](http://www.chipcoolers.com)

Wakefield Engineering 603-635-5102  
 33 Bridge St.  
 Pelham, NH 03076  
 Internet: [www.wakefield.com](http://www.wakefield.com)


Selection of an appropriate heat sink depends on thermal performance at a given air velocity, spatial volume, mass, attachment method, assembly, and cost. Other heat sinks offered by Aavid Thermalloy, Alpha Novatech, IERC, Chip Coolers, and Wakefield Engineering offer different heat sink-to-ambient thermal resistances, and may or may not need airflow.

## 7.7.1 Internal Package Conduction Resistance

For the PBGA, die-up, packaging technology, shown in [Figure 28](#), the intrinsic conduction thermal resistance paths are as follows:

- The die junction-to-case thermal resistance
- The die junction-to-ball thermal resistance

[Figure 30](#) depicts the primary heat transfer path for a package with an attached heat sink mounted to a printed-circuit board.



(Note the internal versus external package resistance)

**Figure 30. PBGA Package with Heat Sink Mounted to a Printed-Circuit Board**

For this die-up, wire-bond PBGA package, heat generated on the active side of the chip is conducted mainly through the mold cap, the heat sink attach material (or thermal interface material), and finally through the heat sink where forced-air convection removes it.

## 7.7.2 Adhesives and Thermal Interface Materials

A thermal interface material should be used between the top of the mold cap and the bottom of the heat sink minimizes thermal contact resistance. For applications that attach the heat sink by a spring clip mechanism, [Figure 31](#) shows the thermal performance of three thin-sheet thermal-interface materials (silicone, graphite/oil, fluoroether oil), a bare joint, and a joint with thermal grease as a function of contact pressure. As shown, the performance of these thermal interface materials improves with increasing contact pressure. Thermal grease significantly reduces the interface thermal resistance. That is, the bare joint offers a thermal resistance approximately seven times greater than the thermal grease joint.

A spring clip attaches heat sinks to holes in the printed-circuit board (see [Figure 28](#)). Therefore, the synthetic grease offers the best thermal performance, considering the low interface pressure. The selection of any thermal interface material depends on factors such as thermal performance requirements, manufacturability, service temperature, dielectric properties, and cost.

Shin-Etsu MicroSi, Inc. 888-642-7674  
 10028 S. 51st St.  
 Phoenix, AZ 85044  
 Internet: www.microsi.com

Thermagon Inc. 888-246-9050  
 4707 Detroit Ave.  
 Cleveland, OH 44102  
 Internet: www.thermagon.com

### 7.7.3 Heat Sink Usage

An estimation of the chip junction temperature,  $T_J$ , can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

$T_A$  = ambient temperature for the package ( $^{\circ}\text{C}$ )  
 $R_{\theta JA}$  = junction-to-ambient thermal resistance ( $^{\circ}\text{C}/\text{W}$ )  
 $P_D$  = power dissipation in the package ( $\text{W}$ )

The junction-to-ambient thermal resistance is an industry-standard value that provides a quick and easy estimation of thermal performance. Unfortunately, two values are in common usage: the value determined on a single-layer board and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single-layer board is appropriate for the tightly packed printed-circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

$R_{\theta JA}$  = junction-to-ambient thermal resistance ( $^{\circ}\text{C}/\text{W}$ )  
 $R_{\theta JC}$  = junction-to-case thermal resistance ( $^{\circ}\text{C}/\text{W}$ )  
 $R_{\theta CA}$  = case-to-ambient thermal resistance ( $^{\circ}\text{C}/\text{W}$ )

$R_{\theta JC}$  is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the size of the heat sink, the airflow around the device, the interface material, the mounting arrangement on the printed-circuit board, or the thermal dissipation on the printed-circuit board surrounding the device.

To determine the junction temperature of the device in the application when heat sinks are not used, the thermal characterization parameter ( $\psi_{JT}$ ) measures the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\psi_{JT} \times P_D)$$

**Table 21. Revision History Table (continued)**

Revision	Date	Substantive Change(s)
8	12/19/2005	<p>Document—Imported new template and made minor editorial corrections.</p> <p>Section 4.3.1—Before Figure 7, added paragraph for using DLL mode that provides lowest locked tap point read in 0xE3.</p> <p>Section 4.3.2—After Figure 12, added a sentence to introduce Figure 13.</p> <p>Section 4.3.3—After Table 11, added a sentence to introduce Figure 14.</p> <p>Section 4.3.4—After Table 13, added to the sentence to introduce Figures 16 thru 19.</p> <p>Section 4.3.6—After Table 16, added a sentence to introduce Figures 22 thru 25.</p> <p>Section 5.3—Updated the driver and I/O assignment information for the multiplexed PCI clock and DUART signals. Added note for HRST_CPU and HRST_CTRL, which had been mentioned only in Figure 2.</p> <p>Section 9.2—Updated the part ordering specifications for the extended temperature parts. Also updated Section 9.2 to reflect what we offer for new orders. Updated Figure 34 to match with current part marking format.</p> <p>Section 8.3—Added new section for part marking information.</p>
7	05/11/2004	<p>Section 4.1.4 —Table 4: Changed the default for drive strength of DRV_STD_MEM.</p> <p>Section 4.3.1 —Table 8: Changed the wording for item 15 description.</p> <p>Section 4.3.4 —Table 10: Changed T<sub>OS</sub> range and wording in note 7; Figure 11: changed wording for SDRAM_SYNC_IN description relative to T<sub>OS</sub>.</p>
6.1	—	<p>Section 4.3.1 — Table 9: Corrected last row to state the correct description for the bit setting: Max tap delay, DLL extend. Figure 8: Corrected the label name for the DLL graph to state “DLL Locking Range Loop Delay vs. Frequency of Operation for DLL_Extend=1 and Normal Tap Delay”</p>
6	—	<p>Section 4.1.2 — Figure 2: Added note 6 and related label for latching of the PLL_CFG signals.</p> <p>Section 4.1.3 — Updated specifications for the input high and input low voltages of PCI_SYNC_IN.</p> <p>Section 4.3.1 — Table 8: Corrected typo for first number 1a to 1; Updated characteristics for the DLL lock range for the default and remaining three DLL locking modes; Reworded note description for note 6. Replaced contents of Table 9 with bit descriptions for the four DLL locking modes. In Figures 7 through 10, updated the DLL locking mode graphs.</p> <p>Section 4.3.2 — Table 10: Changed the name of references for timing parameters from SDRAM_SYNC_IN to <i>sys_logic_clk</i> to be consistent with Figure 11. Followed the same change for note 2.</p> <p>Section 4.3.3— Table 11: Changed the name of references for timing parameters from SDRAM_SYNC_IN to <i>sys_logic_clk</i> to be consistent with Figure 11. Followed the same change for note 2.</p> <p>Section 5.3 — Table 17: Removed extra listing of DRDY in test/configuration signal list and updated relevant notes for signal in memory Interface signal listing. Updated note #20. Added note 24 for the signals of the UART interface.</p> <p>Section 7.6 — Added relevant notes to this section and updated Figure 29.</p>
5	—	<p>Section 5.1— Updated package information to include all package offerings.</p> <p>Section 5.2 — Included package case outline for ZP (Rev. B) packaging parts.</p> <p>Section 9 — Updated Part markings for the offerings of the MPC8241.</p> <p>All sections — Nontechnical reformatting</p>

**Table 21. Revision History Table (continued)**

Revision	Date	Substantive Change(s)
1	—	<p>Updated document template.</p> <p>Section 1.4.1.5—Updated driver type names in Table 4 so that they are consistent with the driver types referred to in the <i>MPC8245 Integrated Processor Reference Manual</i>. Added notes 5 and 6 to Table 4.</p> <p>Section 1.4.3.1—Added reference to AN2164 in note 7. Labeled N value in Figures 5 through 8.</p> <p>Section 1.4.3.2—Updated Figure 9 to show <math>T_{OS}</math>.</p> <p>Table 9—Changed default for 0x77 bits 5:4 to 0b10.</p> <p>Section 1.4.3.3—Added item 12e to Table 10 for SDRAM_SYNC_IN to Output Valid Timing.</p> <p>Updated Figure 13 to state <math>GV_{DD\_OV_{DD}}</math> instead of <math>OV_{DD}</math>.</p> <p>Section 1.5.3—Updated driver type names to match those used in Table 4. Updated notes for the following signals: <math>\overline{DRDY}</math>, SDRAM_CLK[0:3], <math>\overline{MIV}</math>, RTC, TDO, and DA[11].</p> <p>Section 1.6—Updated PLL table and notes.</p> <p>Removed old Section 1.7.2 on voltage sequencing requirements. Added cautions regarding voltage sequencing to the end of Table 2 in Section 1.4.1.2.</p> <p>Section 1.7.3—Changed sentence recommendation regarding decoupling capacitors.</p> <p>Section 1.7.5—Added reference to AN2164.</p> <p>Section 1.7.6—Added sentence regarding the PLL_CFG signals.</p> <p>Removed old Section 1.7.8 since the MPC8241 cannot be used as a drop in replacement for the MPC8240 because of pin compatibility issues.</p> <p>Section 1.7.8—Updated TRST information in this section and Figure 26.</p> <p>Section 1.7.9—Updated list for heat sink and thermal interface vendors.</p> <p>Section 1.9—Changed format of ordering information section. Added tables to reflect part number specifications also available.</p> <p>Added Sections 1.9.2 and 1.9.3.</p>
0.3	—	<p>Corrected solder ball information in Section 1.5.1 to 62 Sn/36 Pb/2 Ag.</p> <p>Section 1.4.3.1—Corrected DLL_EXTEND labeling in Figures 5 through 8. Removed note for pin TRIG_OUT/RCS3 in Table 16, as well as from the list of pins needing to be pulled up to <math>IV_{DD}</math> in Section 1.7.6.</p> <p>Corrected order information labeling in Section 1.9 to MPC8241XZPXXXX. Also corrected label description of ZU = PBGA to ZP = PBGA.</p>
0.2	—	<p>Table 16—Corrected pin number for PLL_CFG0/DA10 to N3. The pin was already correctly listed for DA10/PLL_CFG0. Updated note 1 to reflect pin assignments for the MPC8241.</p> <p>Updated footnotes throughout document.</p> <p>Section 1.4.3.3—Updated note 4 to correct bit values of PCI_HOLD_DEL in PMCR2.</p> <p>Section 1.6—Updated notes in Table 17. Included memory VCO minimum and maximum numbers.</p> <p>Section 1.7.8—Updated description of bits PCI_HOLD_DEL in PMCR2.</p> <p>Section 1.7.10.3—Replaced thermal characterization parameter (YJT) with correct thermal characterization parameter (<math>\Psi_{JT}</math>). Changed <math>\Psi_{\pi}</math> symbol to <math>\Psi_{JT}</math>.</p>
0.1	—	<p>Updated Features list in Section 1.2.</p> <p>Corrected pin assignments in Table 16 for DA[15] and DQM[3] signals.</p> <p>Added vendor (Cool Innovations, Inc.) to list of heat sink vendors.</p>
0	—	Initial release.