NXP USA Inc. - MPC8241LZQ166D Datasheet



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	PowerPC 603e
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	166MHz
Co-Processors/DSP	-
RAM Controllers	SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	357-BBGA
Supplier Device Package	357-PBGA (25x25)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8241lzq166d

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Overview





Electrical and Thermal Characteristics

4 Electrical and Thermal Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8241.

4.1 DC Electrical Characteristics

This section covers ratings, conditions, and other characteristics.

4.1.1 Absolute Maximum Ratings

This section describes the MPC8241 DC electrical characteristics. Table 1 provides the absolute maximum ratings.

Characteristic ¹	Symbol	Range	Unit
Supply voltage—CPU core and peripheral logic	V _{DD}	-0.3 to 2.1	V
Supply voltage—memory bus drivers, PCI and standard I/O buffers	GV_{DD} OV_{DD}	–0.3 to 3.6	V
Supply voltage—PLLs	AV_{DD}/AV_{DD}^2	-0.3 to 2.1	V
Supply voltage—PCI reference	LV _{DD}	-0.3 to 5.4	V
Input voltage ²	V _{in}	-0.3 to 3.6	V
Operational die-junction temperature range	Tj	0 to 105	•C
Storage temperature range	T _{stg}	–55 to 150	•C

Table 1. Absolute Maximum Ratings

Notes:

1. Table 2 provides functional and tested operating conditions. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.

2. PCI inputs with LV_{DD} = 5 V ± 5% V DC may be correspondingly stressed at voltages exceeding LV_{DD} + 0.5 V DC.



4.1.2 Recommended Operating Conditions

Table 2 provides the recommended operating conditions for the MPC8241.

Charao	Symbol	Recommended Value	Unit	Notes	
Supply voltage	V _{DD}	$1.8\pm100~\text{mV}$	V	2	
I/O buffer supply for PCI and standard; supply voltages for memory bus drivers		GV _{DD} OV _{DD}	3.3 ± 0.3	V	2
CPU PLL supply voltage		AV _{DD}	$1.8\pm100~\text{mV}$		2
PLL supply voltage—peripheral logic		AV _{DD} 2	$1.8\pm100~\text{mV}$	V	2
PCI reference		LV _{DD}	$5.0\pm5\%$	V	4, 5, 6
			3.3 ± 0.3	V	5, 6, 7
Input voltage PCI inputs		V _{in}	0 to 3.6 or 5.75	V	4, 7
	All other inputs		0 to 3.6	V	8
Die-junction temperature		Тј	0 to 105	•C	

Table 2. Recommended Operating Conditions ¹

Notes:

1. Freescale has tested these operating conditions and recommends them. Proper device operation outside of these conditions is not guaranteed.

- Caution: GV_{DD}_OV_{DD} must not exceed V_{DD}/AV_{DD}/AV_{DD}/AV_{DD}2 by more than 1.8 V at any time including during power-on reset. Note that GV_{DD}_OV_{DD} pins are all shorted together: This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences. Connections should not be made to individual PWRRING pins.
- Caution: V_{DD}/AV_{DD}/AV_{DD}2 must not exceed GV_{DD}OV_{DD} by more than 0.6 V at any time, including during power-on reset. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 4. PCI pins are designed to withstand LV_{DD} + 0.5 V DC when LV_{DD} is connected to a 5.0 V DC power supply.
- 5. Caution: LV_{DD} must not exceed V_{DD}/AV_{DD}/AV_{DD}2 by more than 5.4 V at any time, including during power-on reset. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 6. Caution: LV_{DD} must not exceed GV_{DD}OV_{DD} by more than 3.0 V at any time, including during power-on reset. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 7. PCI pins are designed to withstand LV_{DD} + 0.5 V DC when LV_{DD} is connected to a 3.3 V DC power supply.
- Caution: Input voltage (V_{in}) must not be greater than the supply voltage (V_{DD}/AV_{DD}/AV_{DD}2) by more than 2.5 V at all times including during power-on reset. Input voltage (V_{in}) must not be greater than GV_{DD}OV_{DD} by more than 0.6 V at all times including during power-on reset.

NP____

Electrical and Thermal Characteristics

Figure 2 shows supply voltage sequencing and separation cautions.



Notes:

- 1. Numbers associated with waveform separations correspond to caution numbers listed in Table 2.
- 2. See the Cautions section of Table 2 for details on this topic.
- 3. Refer to Table 8 for details on PLL relock and reset signal assertion timing requirements.
- 4. Refer to Table 10 for details on reset configuration pin setup timing requirements.
- 5. HRST_CPU/HRST_CTRL must transition from a logic 0 to a logic 1 in less than one SDRAM_SYNC_IN clock cycle for the device to be in the nonreset state.
- 6. PLL_CFG signals must be driven on reset and must be held for at least 25 clock cycles after the negation of HRST_CTRL and HRST_CPU negate in order to be latched.

Figure 2. Supply Voltage Sequencing and Separation Cautions



Figure 3 shows the undershoot and overshoot voltage of the memory interface.



Figure 3. Overshoot/Undershoot Voltage

Figure 4 and Figure 5 show the undershoot and overshoot voltage of the PCI interface for the 3.3- and 5-V signals, respectively.



Figure 4. Maximum AC Waveforms for 3.3-V Signaling



Electrical and Thermal Characteristics



Figure 5. Maximum AC Waveforms for 5-V Signaling

4.2 DC Electrical Characteristics

Table 3 provides the DC electrical characteristics for the MPC8241 at recommended operating conditions.

Characteristics	Conditions	Symbol	Min	Мах	Unit	Notes
Input high voltage	PCI only, except PCI_SYNC_IN	V _{IH}	$0.65 \times \text{GV}_{\text{DD}} - \text{OV}_{\text{DD}}$	LV _{DD}	V	1
Input low voltage	PCI only, except PCI_SYNC_IN	V _{IL}		$0.3 \times \text{GV}_{\text{DD}}$ $- \text{OV}_{\text{DD}}$	V	
Input high voltage	All other pins, including PCI_SYNC_IN (GV _{DD} _OV _{DD} = 3.3 V)	V _{IH}	2.0	3.3	V	
Input low voltage	All inputs, including PCI_SYNC_IN	V _{IL}	GND/GNDRING	0.8	V	2
Input leakage current for pins using DRV_PCI driver	$0.5 V \le V_{in} \le 2.7 V$ @ LV _{DD} = 4.75 V	۱ _L	_	±70	μA	3
Input leakage current all others	$\begin{array}{l} LV_{DD} = 3.6 \ V \\ GV_{DD} _ OV_{DD} \leq 3.465 \ V \end{array}$	۱ _L	_	±10	μA	3
Output high voltage	I_{OH} = driver dependent (GV _{DD} _OV _{DD} = 3.3 V)	V _{OH}	2.4	_	V	4
Output low voltage	I_{OL} = driver dependent (GV _{DD} _OV _{DD} = 3.3 V)	V _{OL}		0.4	V	4

Table 3. DC Electrical Specifications





Figure 7. DLL Locking Range Loop Delay versus Frequency of Operation for DLL_Extend=0 and Normal Tap Delay



Electrical and Thermal Characteristics



- 11a = Input hold time of SDRAM_SYNC_IN to memory.
- 12b-d = sys_logic_clk to output valid timing.
- 13b = Output hold time for non-PCI signals.
- 14b = SDRAM-SYNC_IN to output high-impedance timing for non-PCI signals.
- Tos = Offset timing required to align sys_logic_clk with SDRAM_SYNC_IN. The SDRAM_SYNC_IN signal is adjusted by the DLL to accommodate for internal delay. This causes SDRAM_SYNC_IN to appear before sys_logic_clk once the DLL locks.

Figure 11. Input/Output Timing Diagram Referenced to SDRAM_SYNC_IN



Figure 12. Input/Output Timing Diagram Referenced to PCI_SYNC_IN



Package Description

5.2 Pin Assignments and Package Dimensions

Figure 24 shows the top surface, side profile, and pinout of the MPC8241, 357 PBGA ZP package. Note that this is available for Rev. B parts only.



Figure 24. MPC8241 Package Dimensions and Pinout Assignments (ZP Package)



Package Description

5.3 Pinout Listings

Table 16 provides the pinout listing for the MPC8241, 357 PBGA package.

Signal Name	Package Pin Number	Pin Type	Power Supply	Output Driver Type	Notes	
PCI Interface Signals						
C/BE[3:0]	V11 V7 W3 R3	I/O	GV _{DD} OV _{DD}	DRV_PCI	1, 2	
DEVSEL	U6	I/O	$GV_{DD}OV_{DD}$	DRV_PCI	2, 3	
FRAME	Т8	I/O	GV _{DD} OV _{DD}	DRV_PCI	2, 3	
IRDY	U7	I/O	$GV_{DD}OV_{DD}$	DRV_PCI	2, 3	
LOCK	V6	Input	$GV_{DD}OV_{DD}$	—	3	
AD[31:0]	U13 V13 U11 W14 V14 U12 W10 T10 V10 U9 V9 W9 W8 T9 W7 V8 V4 W4 V3 V2 T5 R6 V1 T2 U3 P3 T4 R1 T3 R4 U2 U1	I/O	GV _{DD} _OV _{DD}	DRV_PCI	1, 2	
PAR	R7	I/O	$GV_{DD}OV_{DD}$	DRV_PCI	2	
<u>GNT</u> [3:0]	W15 U15 W17 V12	Output	$\mathrm{GV}_{\mathrm{DD}}\mathrm{-}\mathrm{OV}_{\mathrm{DD}}$	DRV_PCI	1, 2	
GNT4/DA5	T11	Output	$GV_{DD}OV_{DD}$	DRV_PCI	2, 4, 5	
REQ[3:0]	V16 U14 T15 V15	Input	$\mathrm{GV}_{\mathrm{DD}}\mathrm{-}\mathrm{OV}_{\mathrm{DD}}$	—	1, 6	
REQ4/DA4	W13	I/O	$\mathrm{GV}_{\mathrm{DD}}\mathrm{-}\mathrm{OV}_{\mathrm{DD}}$	—	5, 6	
PERR	Τ7	I/O	$\rm GV_{\rm DD} - \rm OV_{\rm DD}$	DRV_PCI	2, 3, 7	
SERR	U5	I/O	$GV_{DD}OV_{DD}$	DRV_PCI	2, 3, 8	
STOP	W5	I/O	$GV_{DD}OV_{DD}$	DRV_PCI	2, 3	
TRDY	W6	I/O	$GV_{DD}OV_{DD}$	DRV_PCI	2, 3	
INTA	T12	Output	$GV_{DD}OV_{DD}$	DRV_PCI	2, 8	
IDSEL	U10	Input	$\rm GV_{\rm DD} - \rm OV_{\rm DD}$	_		
	Memory Int	erface Sign	als			
MDL[0:31]	M19 M17 L16 L17 K18 J18 K17 K16 J15 J17 H18 F16 H16 H15 G17 D19 B3 C4 C2 D3 G5 E1 H5 E2 F1 F2 G2 J5 H1 H4 J4 J1	I/O	GV _{DD} _OV _{DD}	DRV_STD_MEM	1, 9	
MDH[0:31]	M18 L18 L15 K19 K15 J19 J16 H17 G19 G18 G16 D18 F18 E18 G15 E15 C3 D4 E5 F5 D1 E4 D2 E3 F4 G3 G4 G1 H2 J3 J2 K5	I/O	GV _{DD} _OV _{DD}	DRV_STD_MEM	1	
DQM[0:7]	A18 B18 A6 C7 D15 D14 A9 B8	Output	$GV_{DD}OV_{DD}$	DRV_MEM_CTRL	1	
<u>CS</u> [0:7]	A17 B17 C16 C17 C9 C8 A10 B10	Output	GV _{DD} _OV _{DD}	DRV_MEM_CTRL	1	
FOE	A7	I/O	GV _{DD} OV _{DD}	DRV_MEM_CTRL	10, 11	
RCS0	C10	Output	GV _{DD} _OV _{DD}	DRV_MEM_CTRL	10, 11	

Table 16. MPC8241 Pinout Listing



Signal Name	Package Pin Number	Pin Type	Power Supply	Output Driver Type	Notes
RCS1	В9	Output	GV _{DD} OV _{DD}	DRV_MEM_CTRL	_
RCS2/TRIG_IN	P18	I/O	GV _{DD} OV _{DD}		5, 12
RCS3/TRIG_OUT	N18	Output	GV _{DD} OV _{DD}	DRV_STD_MEM	5
SDMA[1:0]	A15 B15	I/O	GV _{DD} OV _{DD}	DRV_MEM_CTRL	1, 10, 11
SDMA[11:2]	A11 B12 A12 C12 B13 C13 D12 A14 C14 B14	Output	GV _{DD} OV _{DD}	DRV_MEM_CTRL	1
DRDY	P1	Input	GV _{DD} OV _{DD}	—	12, 13
SDMA12/SRESET	L3	I/O	GV _{DD} OV _{DD}	DRV_MEM_CTRL	5, 12
SDMA13/TBEN	КЗ	I/O	GV _{DD} OV _{DD}	DRV_MEM_CTRL	5, 12
SDMA14/CHKSTOP_IN	К2	I/O	GV _{DD} OV _{DD}	DRV_MEM_CTRL	5, 12
SDBA1	C11	Output	GV _{DD} OV _{DD}	DRV_MEM_CTRL	—
SDBA0	B11	Output	GV _{DD} OV _{DD}	DRV_MEM_CTRL	—
PAR[0:7]	E19 C19 D5 D6 E16 F17 B2 C1	I/O	GV _{DD} OV _{DD}	DRV_STD_MEM	1
SDRAS	B19	Output	GV _{DD} OV _{DD}	DRV_MEM_CTRL	10
SDCAS	D16	Output	GV _{DD} _OV _{DD}	DRV_MEM_CTRL	10
CKE	C6	Output	GV _{DD} OV _{DD}	DRV_MEM_CTRL	10, 11
WE	B16	Output	GV _{DD} _OV _{DD}	DRV_MEM_CTRL	—
AS	A16	Output	GV _{DD} OV _{DD}	DRV_MEM_CTRL	10, 11
	PIC Con	trol Signals			
IRQ0/S_INT	P4	Input	$\mathrm{GV}_{\mathrm{DD}}\mathrm{-}\mathrm{OV}_{\mathrm{DD}}$	_	
IRQ1/S_CLK	R2	I/O	$GV_{DD}OV_{DD}$	DRV_PCI	—
IRQ2/S_RST	U19	I/O	$GV_{DD}OV_{DD}$	DRV_PCI	—
IRQ3/S_FRAME	P15	I/O	$GV_{DD}OV_{DD}$	DRV_PCI	—
IRQ4/L_INT	P2	I/O	$GV_{DD}OV_{DD}$	DRV_PCI	—
	l ² C Con	trol Signals			
SDA	P17	I/O	$\mathrm{GV}_{\mathrm{DD}}\mathrm{-}\mathrm{OV}_{\mathrm{DD}}$	DRV_STD_MEM	8, 12
SCL	R19	I/O	$GV_{DD}OV_{DD}$	DRV_STD_MEM	8, 12
	DUART Co	ontrol Signa	ls		
SOUT1/PCI_CLK0	T16	Output	$GV_{DD}OV_{DD}$	DRV_MEM_CTRL	5, 14
SIN1/PCI_CLK1	U16	I/O	$GV_{DD}OV_{DD}$	DRV_MEM_CTRL	5, 14, 24
SOUT2/RTS1/PCI_CLK2	W18	Output	$\mathrm{GV}_{\mathrm{DD}}\mathrm{-}\mathrm{OV}_{\mathrm{DD}}$	DRV_MEM_CTRL	5, 14
SIN2/CTS1/PCI_CLK3	V19	I	$\mathrm{GV}_{\mathrm{DD}}\mathrm{-}\mathrm{OV}_{\mathrm{DD}}$	DRV_MEM_CTRL	5, 14, 24
	Clock-C	Out Signals			
PCI_CLK0/SOUT1	T16	Output	$GV_{DD}OV_{DD}$	DRV_PCI_CLK	5, 14

Table 16. MPC8241 Pinout Listing (continued)



	266-MHz Part ⁹		Multipliers			
Ref ²	PLL_ CFG[0:4] ^{10,11}	PCI Clock Input (PCI_SYNC_IN) Range ¹ (MHz)	Periph Logic/ Mem Bus Clock Range (MHz)	CPU Clock Range (MHz)	PCI-to-Mem (Mem VCO)	Mem-to-CPU (CPU VCO)
1F	11111 ⁸	Not usable		Off	Off	

Table 18. PLL Configurations (266-MHz Parts) (continued)

Notes:

- 1. Limited by maximum PCI input frequency (66 MHz).
- 2. Note the impact of the relevant revisions for modes 7 and 1E.
- 3. Limited by minimum memory VCO frequency (132 MHz).
- 4. Limited due to maximum memory VCO frequency (352 MHz).
- 5. Limited by maximum CPU operating frequency.
- 6. Limited by minimum CPU VCO frequency (300 MHz).
- 7. Limited by maximum CPU VCO frequency (704 MHz).
- 8. In clock off mode, no clocking occurs inside the MPC8241, regardless of the PCI_SYNC_IN input.
- 9. Range values are shown rounded down to the nearest whole number (decimal place accuracy removed) for clarity.
- 10.PLL_CFG[0:4] settings that are not listed are reserved.
- 11.Bits 7-4 of register offset <0xE2> contain the PLL_CFG[0:4] setting value.
- 12.In PLL bypass mode, the PCI_SYNC_IN input signal clocks the internal processor directly, the peripheral logic PLL is disabled, and the bus mode is set for 1:1 (PCI:Mem) mode operation. This mode is intended for hardware modeling. The AC timing specifications in this document do not apply in PLL bypass mode.
- 13.In dual PLL bypass mode, the PCI_SYNC_IN input signal clocks the internal peripheral logic directly, the peripheral logic PLL is disabled, and the bus mode is set for 1:1 (PCI_SYNC_IN:Mem) mode operation. In this mode, the OSC_IN input signal clocks the internal processor directly in 1:1 (OSC_IN:CPU) mode operation and the processor PLL is disabled. The PCI_SYNC_IN and OSC_IN input clocks must be externally synchronized. This mode is intended for hardware modeling. The AC timing specifications in this document do not apply in dual PLL bypass mode.
- 14.Limited by minimum CPU operating frequency (100 MHz).
- 15.Limited by minimum memory bus frequency (50 MHz).

7 System Design Information

This section provides electrical and thermal design recommendations for successful application of the MPC8241.

7.1 PLL Power Supply Filtering

The AV_{DD} and AV_{DD}2 power signals on the MPC8241 provide power to the peripheral logic/memory bus PLL and the MPC603e processor PLL. To ensure stability of the internal clocks, the power supplied to the AV_{DD} and AV_{DD}2 input signals should be filtered of any noise in the 500 kHz to 10 MHz resonant frequency range of the PLLs. Two separate circuits similar to the one shown in Figure 26 using surface mount capacitors with minimum effective series inductance (ESL) is recommended for AV_{DD} and AV_{DD}2 power signal pins. In *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), Dr. Howard Johnson recommends using multiple small capacitors of equal value instead of multiple values.



System Design Information

7.4 Pull-Up/Pull-Down Resistor Requirements

The data bus input receivers are normally turned off when no read operation is in progress; therefore, they do not require pull-up resistors on the bus. The data bus signals are: MDH[0:31], MDL[0:31], and PAR[0:7].

If the 32-bit data bus mode is selected, the input receivers of the unused data and parity bits (MDL[0:31] and PAR[4:7]) are disabled, and their outputs drive logic zeros when they would otherwise be driven. For this mode, these pins do not require pull-up resistors and should be left unconnected to minimize possible output switching.

The TEST0 pin requires a pull-up resistor of 120 Ω or less connected to GV_{DD} - OV_{DD} .

RTC should have weak pull-up resistors $(2-10 \text{ k}\Omega)$ connected to GV_{DD} - OV_{DD} and that the following signals should be pulled up to GV_{DD} - OV_{DD} with weak pull-up resistors $(2-10 \text{ k}\Omega)$: SDA, SCL, SMI, SRESET/SDMA12, TBEN/SDMA13, CHKSTOP_IN/SDMA14, TRIG_IN/RCS2, QACK/DA0, and DRDY.

The following PCI control signals should be pulled up to LV_{DD} (the clamping voltage) with weak pull-up resistors (2–10 k Ω): DEVSEL, FRAME, IRDY, LOCK, PERR, SERR, STOP, and TRDY. The resistor values may need to have stronger adjustment to reduce induced noise on specific board designs.

The following pins have internal pull-up resistors enabled at all times: $\overline{\text{REQ}}[3:0]$, $\overline{\text{REQ4}}/\text{DA4}$, TCK, TDI, TMS, and TRST. See Table 16.

The following pins have internal pull-up resistors that are enabled only while the device is in the reset state: GNT4/DA5, MDL0, FOE, RCS0, SDRAS, SDCAS, CKE, AS, MCP, MAA[0:2], and PMAA[0:2]. See Table 16.

The following pins are reset configuration pins: GNT4/DA5, MDL[0], FOE, RCS0, CKE, AS, MCP, QACK/DA0, MAA[0:2], PMAA[0:2], SDMA[1:0], MDH[16:31], and PLL_CFG[0:4]/DA[10:15]. These pins are sampled during reset to configure the device. The PLL_CFG[0:4] signals are sampled a few clocks after the negation of HRST_CPU and HRST_CTRL.

Reset configuration pins should be tied to GND by means of $1-k\Omega$ pull-down resistors to ensure that a logic zero level is read into the configuration bits during reset if the default logic-one level is not desired.

Any other unused active low input pins should be tied to a logic-one level by means of weak pull-up resistors $(2-10 \text{ k}\Omega)$ to the appropriate power supply listed in Table 16. Unused active high input pins should be tied to GND by means of weak pull-down resistors $(2-10 \text{ k}\Omega)$.

7.5 PCI Reference Voltage—LV_{DD}

The MPC8241 PCI reference voltage (LV_{DD}) pins should be connected to 3.3 ± 0.3 V power supply if interfacing the MPC8241 into a 3.3-V PCI bus system. Similarly, the LV_{DD} pins should be connected to $5.0 \text{ V} \pm 5\%$ power supply if interfacing the MPC8241 into a 5-V PCI bus system. For either reference voltage, the MPC8241 always performs 3.3-V signaling as described in the *PCI Local Bus Specification* (Rev. 2.2). The MPC8241 tolerates 5-V signals when interfaced into a 5-V PCI bus system. (See Errata No. 18 in the *MPC8245/MPC8241 Integrated Processor Chip Errata*).



7.7 Thermal Management

This section provides thermal management information for the plastic ball grid array (PBGA) package for air-cooled applications. Depending on the application environment and the operating frequency, a heat sink may be required to maintain junction temperature within specifications. Proper thermal control design primarily depends on the system-level design: heat sink, airflow, and thermal interface material. To reduce the die-junction temperature, heat sinks can be attached to the package by several methods: adhesive, spring clip to holes in the printed-circuit board or package, or mounting clip and screw assembly (see Figure 28).



Figure 28. Package Exploded Cross-Sectional View with Several Heat Sink Options

Figure 29 depicts the die junction-to-ambient thermal resistance for four typical cases:

- A heat sink is not attached to the PBGA package and a high board-level thermal loading from adjacent components exists (label used—1s).
- A heat sink is not attached to the PBGA package and a low board-level thermal loading from adjacent components exists (label used—2s2p).
- A large heat sink (cross cut extrusion, $38 \times 38 \times 16.5$ mm) is attached to the PBGA package and a high board-level thermal loading from adjacent components exists (label used—1s/sink).
- A large heat sink (cross cut extrusion, $38 \times 38 \times 16.5$ mm) is attached to the PBGA package and a low board-level thermal loading from adjacent components exists (label used—2s2p/sink).





7.7.1 Internal Package Conduction Resistance

For the PBGA, die-up, packaging technology, shown in Figure 28, the intrinsic conduction thermal resistance paths are as follows:

- The die junction-to-case thermal resistance
- The die junction-to-ball thermal resistance

Figure 30 depicts the primary heat transfer path for a package with an attached heat sink mounted to a printed-circuit board.



⁽Note the internal versus external package resistance)

Figure 30. PBGA Package with Heat Sink Mounted to a Printed-Circuit Board

For this die-up, wire-bond PBGA package, heat generated on the active side of the chip is conducted mainly through the mold cap, the heat sink attach material (or thermal interface material), and finally through the heat sink where forced-air convection removes it.

7.7.2 Adhesives and Thermal Interface Materials

A thermal interface material should be used between the top of the mold cap and the bottom of the heat sink minimizes thermal contact resistance. For applications that attach the heat sink by a spring clip mechanism, Figure 31 shows the thermal performance of three thin-sheet thermal-interface materials (silicone, graphite/oil, floroether oil), a bare joint, and a joint with thermal grease as a function of contact pressure. As shown, the performance of these thermal interface materials improves with increasing contact pressure. Thermal grease significantly reduces the interface thermal resistance. That is, the bare joint offers a thermal resistance approximately seven times greater than the thermal grease joint.

A spring clip attaches heat sinks to holes in the printed-circuit board (see Figure 28). Therefore, the synthetic grease offers the best thermal performance, considering the low interface pressure. The selection of any thermal interface material depends on factors such as thermal performance requirements, manufacturability, service temperature, dielectric properties, and cost.

System Design Information



Shin-Etsu MicroSi, Inc.888-642-767410028 S. 51st St.888-642-7674Phoenix, AZ 850441Internet: www.microsi.com888-246-9050Thermagon Inc.888-246-90504707 Detroit Ave.2Cleveland, OH 441021Internet: www.thermagon.com1

7.7.3 Heat Sink Usage

An estimation of the chip junction temperature, T_J, can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

 T_A = ambient temperature for the package (°C) $R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W) P_D = power dissipation in the package (W)

The junction-to-ambient thermal resistance is an industry-standard value that provides a quick and easy estimation of thermal performance. Unfortunately, two values are in common usage: the value determined on a single-layer board and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single-layer board is appropriate for the tightly packed printed-circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

 $R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W) $R_{\theta JC}$ = junction-to-case thermal resistance (°C/W) $R_{\theta CA}$ = case-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$ is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance, $R_{\theta CA}$. For instance, the user can change the size of the heat sink, the airflow around the device, the interface material, the mounting arrangement on the printed-circuit board, or the thermal dissipation on the printed-circuit board surrounding the device.

To determine the junction temperature of the device in the application when heat sinks are not used, the thermal characterization parameter (ψ_{JT}) measures the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\psi_{JT} \times P_D)$$



Ordering Information

where:

 T_T = thermocouple temperature atop the package (°C) ψ_{JT} = thermal characterization parameter (°C/W) P_D = power dissipation in package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

When a heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally required in the heat sink. Minimizing the size of the clearance minimizes the change in thermal performance that is caused by removing part of the thermal interface to the heat sink. Considering the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction-to-case thermal resistance.

In many cases, it is appropriate to simulate the system environment using a computational fluid dynamics thermal simulation tool. In such a tool, the simplest thermal model of a package that has demonstrated reasonable accuracy (about 20%) is a two-resistor model consisting of a junction-to-board and a junction-to-case thermal resistance. The junction-to-case covers the situation where a heat sink is used or a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed-circuit board.

7.8 References

Semiconductor Equipment and Materials International 805 East Middlefield Rd. Mountain View, CA 94043 (415) 964-5111

MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at 800-854-7179 or 303-397-7956.

JEDEC specifications are available on the web at http://www.jedec.org.

8 Ordering Information

Ordering information for the parts that this document fully covers is provided in Section 8.1, "Part Numbers Fully Addressed by This Document." Section 8.2, "Part Numbers Not Fully Addressed by This Document," lists the part numbers which do not fully conform to the specifications of this document. These special part numbers require an additional document called a hardware specifications addendum.



NP

Revision	Date	Substantive Change(s)
8	12/19/2005	Document—Imported new template and made minor editoral corrections. Section 4.3.1—Before Figure 7, added paragraph for using DLL mode that provides lowest locked tap point read in 0xE3. Section 4.3.2—After Figure 12, added a sentence to introduce Figure 13. Section 4.3.3—After Table 11, added a sentence to introduce Figure 14. Section 4.3.4—After Table 11, added to the sentence to introduce Figures 16 thru 19. Section 4.3.6—After Table 16, added a sentence to introduce Figures 22 thru 25. Section 5.3—Updated the driver and I/O assignment information for the multiplexed PCI clock and DUART signals. Added note for HRST_CPU and HRST_CTRL, which had been mentioned only in Figure 2. Section 9.2—Updated the part ordering specifications for the extended temperature parts. Also updated Section 9.2 to reflect what we offer for new orders. Updated Figure 34 to match with current part marking format. Section 8.3—Added new section for part marking information.
7	05/11/2004	Section 4.1.4 —Table 4: Changed the default for drive strength of DRV_STD_MEM. Section 4.3.1 —Table 8: Changed the wording for item 15 description. Section 4.3.4 —Table 10: Changed T _{os} range and wording in note 7; Figure 11: changed wording for SDRAM_SYNC_IN description relative to T _{OS} .
6.1		Section 4.3.1 — Table 9: Corrected last row to state the correct description for the bit setting: Max tap delay, DLL extend. Figure 8: Corrected the label name for the DLL graph to state "DLL Locking Range Loop Delay vs. Frequency of Operation for DLL_Extend=1 and Normal Tap Delay"
6		Section 4.1.2 — Figure 2: Added note 6 and related label for latching of the PLL_CFG signals. Section 4.1.3 — Updated specifications for the input high and input low voltages of PCI_SYNC_IN. Section 4.3.1 — Table 8: Corrected typo for first number 1a to 1; Updated characteristics for the DLL lock range for the default and remaining three DLL locking modes; Reworded note description for note 6. Replaced contents of Table 9 with bit descriptions for the four DLL locking modes. In Figures 7 through 10, updated the DLL locking mode graphs. Section 4.3.2 — Table 10: Changed the name of references for timing parameters from SDRAM_SYNC_IN to <i>sys_logic_clk</i> to be consistent with Figure 11. Followed the same change for note 2. Section 4.3.3 — Table 11: Changed the name of references for timing parameters from SDRAM_SYNC_IN to <i>sys_logic_clk</i> to be consistent with Figure 11. Followed the same change for note 2. Section 5.3 — Table 17: Removed extra listing of DRDY in test/configuration signal list and updated relevant notes for signal in memory Interface signal listing. Updated note #20. Added note 24 for the signals of the UART interface. Section 7.6 — Added relevant notes to this section and updated Figure 29.
5	_	Section 5.1— Updated package information to include all package offerings. Section 5.2— Included package case outline for ZP (Rev. B) packaging parts. Section 9— Updated Part markings for the offerings of the MPC8241. All sections— Nontechnical reformatting



Revision	Date	Substantive Change(s)
1		Updated document template. Section 1.4.1.5—Updated driver type names in Table 4 so that they are consistent with the driver types referred to in the <i>MPC8245 Integrated Processor Reference Manual</i> . Added notes 5 and 6 to Table 4. Section 1.4.3.1—Added reference to AN2164 in note 7. Labeled N value in Figures 5 through 8. Section 1.4.3.2—Updated Figure 9 to show T _{os} . Table 9—Changed default for 0X77 bits 5:4 to 0b10. Section 1.4.3.3—Added item 12e to Table 10 for SDRAM_SYNC_IN to Output Valid Timing. Updated Figure 13 to state GV _{DD} _OV _{DD} instead of OV _{DD} . Section 1.5.3—Updated driver type names to match those used in Table 4. Updated notes for the following signals: DRDY, SDRAM_CLK[0:3], MIV, RTC, TDO, and DA[11]. Section 1.6—Updated PLL table and notes. Removed old Section 1.7.2 on voltage sequencing requirements. Added cautions regarding voltage sequencing to the end of Table 2 in Section 1.4.1.2. Section 1.7.5—Added reference to AN2164. Section 1.7.6—Added sentence recommendation regarding decoupling capacitors. Section 1.7.6—Added sentence regarding the PLL_CFG signals. Removed old Section 1.7.8 since the MPC8241 cannot be used as a drop in replacement for the MPC8240 because of pin compatibility issues. Section 1.7.8—Updated TRST information in this section and Figure 26. Section 1.7.9—Updated ITRST information in this section and Figure 26. Section 1.7.9—Updated Its for heat sink and thermal interface vendors. Section 1.9—Changed format of ordering information section. Added tables to reflect part number specifications also available. Added Sections 1.9.2 and 1.9.3.
0.3	_	Corrected solder ball information in Section 1.5.1 to 62 Sn/36 Pb/2 Ag. Section 1.4.3.1—Corrected DLL_EXTEND labeling in Figures 5 through 8. Removed note for pin TRIG_OUT/RCS3 in Table 16, as well as from the list of pins needing to be pulled up to IV_{DD} in Section 1.7.6. Corrected order information labeling in Section 1.9 to MPC8241XZPXXXX. Also corrected label description of ZU = PBGA to ZP = PBGA.
0.2		Table 16—Corrected pin number for PLL_CFG0/DA10 to N3. The pin was already correctly listed for DA10/PLL_CFG0. Updated note 1 to reflect pin assignments for the MPC8241. Updated footnotes throughout document. Section 1.4.3.3—Updated note 4 to correct bit values of PCI_HOLD_DEL in PMCR2. Section 1.6—Updated notes in Table 17. Included memory VCO minimum and maximum numbers. Section 1.7.8—Updated description of bits PCI_HOLD_DEL in PMCR2. Section 1.7.10.3—Replaced thermal characterization parameter (YJT) with correct thermal characterization parameter (γ_{JT}). Changed ψ_{π} symbol to ψ_{JT} .
0.1		Updated Features list in Section 1.2. Corrected pin assignments in Table 16 for DA[15] and DQM[3] signals. Added vendor (Cool Innovations, Inc.) to list of heat sink vendors.
0		Initial release.

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale and the Freescale logo are trademarks or registered trademarks of Freescale Semiconductor, Inc. in the U.S. and other countries. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. IEEE 1149.1 is a registered trademark of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE.

© Freescale Semiconductor, Inc., 2009. All rights reserved.

Document Number: MPC8241EC Rev. 10 02/2009



