

#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

E·XF

2000	
Product Status	Active
Core Processor	PowerPC 603e
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	200MHz
Co-Processors/DSP	-
RAM Controllers	SDRAM
Graphics Acceleration	Νο
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	357-BBGA
Supplier Device Package	357-PBGA (25x25)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8241lzq200d

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# 4 Electrical and Thermal Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8241.

# 4.1 DC Electrical Characteristics

This section covers ratings, conditions, and other characteristics.

# 4.1.1 Absolute Maximum Ratings

This section describes the MPC8241 DC electrical characteristics. Table 1 provides the absolute maximum ratings.

Characteristic <sup>1</sup>	Symbol	Range	Unit
Supply voltage—CPU core and peripheral logic	V <sub>DD</sub>	-0.3 to 2.1	V
Supply voltage—memory bus drivers, PCI and standard I/O buffers	GV <sub>DD</sub> OV <sub>DD</sub>	-0.3 to 3.6	V
Supply voltage—PLLs	AV <sub>DD</sub> /AV <sub>DD</sub> 2	-0.3 to 2.1	V
Supply voltage—PCI reference	LV <sub>DD</sub>	-0.3 to 5.4	V
Input voltage <sup>2</sup>	V <sub>in</sub>	-0.3 to 3.6	V
Operational die-junction temperature range	Tj	0 to 105	•C
Storage temperature range	T <sub>stg</sub>	–55 to 150	•C

#### Table 1. Absolute Maximum Ratings

#### Notes:

1. Table 2 provides functional and tested operating conditions. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.

2. PCI inputs with  $LV_{DD}$  = 5 V ± 5% V DC may be correspondingly stressed at voltages exceeding  $LV_{DD}$  + 0.5 V DC.



Figure 3 shows the undershoot and overshoot voltage of the memory interface.




Figure 3. Overshoot/Undershoot Voltage

Figure 4 and Figure 5 show the undershoot and overshoot voltage of the PCI interface for the 3.3- and 5-V signals, respectively.




Figure 4. Maximum AC Waveforms for 3.3-V Signaling



# 4.4 Thermal Characteristics

Table 6 provides the package thermal characteristics for the MPC8241. For details, see Section 7.7, "Thermal Management."

Rating	Thermal Test Board Description	Symbol	Value <sup>7</sup> (166- and 200-MHz Parts)	Value <sup>7</sup> (266-MHz Part)	Unit	Notes
Junction-to-ambient natural convection	Single-layer board (1s)	R <sub>θJA</sub>	38	28	°C/W	1, 2
Junction-to-ambient natural convection	Four-layer board (2s2p)	R <sub>θJMA</sub>	25	20	°C/W	1, 3
Junction-to-ambient (@200 ft/min)	Single-layer board (1s)	R <sub>0JMA</sub>	31	22	°C/W	1, 3
Junction-to-ambient (@200 ft/min)	Four-layer board (2s2p)	R <sub>0JMA</sub>	22	17	°C/W	1, 3
Junction-to-board (bottom)	Four-layer board (2s2p)	R <sub>θJB</sub>	17	11	°C/W	4
Junction-to-case (top)	Single-layer board (1s)	R <sub>θJC</sub>	8	7	°C/W	5
Junction-to-package top	Natural convection	$\Psi_{JT}$	2	2	°C/W	6

#### Table 6. Thermal Characterization Data

Notes:

1. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, airflow, power dissipation of other components on the board, and board thermal resistance.

- 2. Per SEMI G38-87 and EIA/JESD51-2 with the board horizontal.
- 3. Per EIA/JESD51-6 with the board horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature.
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per EIA/JESD51-2.
- 7. Note that the 166- and 200-MHz parts are in a two-layer package and the 266-MHz part is in a four-layer package, which causes the two package types to have different thermal characterization data.

# 4.5 AC Electrical Characteristics

After fabrication, functional parts are sorted by maximum processor core frequency as shown in Table 7 and tested for conformance to the AC specifications for that frequency. The processor core frequency is determined by the bus (PCI\_SYNC\_IN) clock frequency and the settings of the PLL\_CFG[0:4] signals. Parts are sold by maximum processor core frequency. See Section 8, "Ordering Information."



Table 7 provides the operating frequency information for the MPC8241 at recommended operating conditions (see Table 2) with  $LV_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$ .

	166 MHz		200 MHz		266 MHz		
Characteristic	$V_{DD}/AV_{DD}/AV_{DD}2 = 1.8 \pm 100 \text{ mV}$					Unit	
	Min	Max	Min	Max	Min	Max	
Processor frequency (CPU)	100	166	100	200	100	266	MHz
Memory bus frequency	33	83	33	100	33	133	MHz
PCI input frequency		25–66					MHz

Table 7.	Operating	Frequency
----------	-----------	-----------

**Caution:** The PCI\_SYNC\_IN frequency and PLL\_CFG[0:4] settings must be chosen such that the resulting peripheral logic/memory bus frequency and CPU (core) frequencies do not exceed their respective maximum or minimum operating frequencies. Refer to the PLL\_CFG[0:4] signal description in Section 6, "PLL Configuration," for valid PLL\_CFG[0:4] settings and PCI\_SYNC\_IN frequencies.

# 4.5.1 Clock AC Specifications

Table 8 provides the clock AC timing specifications at recommended operating conditions, as defined in Section 4.5.2, "Input AC Timing Specifications." These specifications are for the default driver strengths indicated in Table 4. Figure 6 shows the PCI\_SYNC\_IN input clock timing diagram with the labeled number items listed in Table 8.

At recommended operating conditions (see Table 2) with  $\text{LV}_{\text{DD}}$  = 3.3 V  $\pm$  0.3 V

Num	Characteristics and Conditions	Min	Мах	Unit	Notes
1	Frequency of operation (PCI_SYNC_IN)	25	66	MHz	
2, 3	PCI_SYNC_IN rise and fall times		2.0	ns	1
4	PCI_SYNC_IN duty cycle measured at 1.4 V	40	60	%	
5a	PCI_SYNC_IN pulse width high measured at 1.4 V	6	9	ns	2
5b	PCI_SYNC_IN pulse width low measured at 1.4 V	6	9	ns	2
7	PCI_SYNC_IN jitter	—	200	ps	
8a	PCI_CLK[0:4] skew (pin-to-pin)		250	ps	
8b	SDRAM_CLK[0:3] skew (pin-to-pin)		190	ps	3
10	Internal PLL relock time	—	100	μs	2, 4, 5
15	DLL lock range with DLL_EXTEND = 0 (disabled) and normal tap delay; (default DLL mode)	See Fi	igure 7	ns	6
16	DLL lock range for other modes	See Figure 8 through Figure 10		ns	6
17	Frequency of operation (OSC_IN)	25	66	MHz	
19	OSC_IN rise and fall times	—	5	ns	7
20	OSC_IN duty cycle measured at 1.4 V	40	60	%	



# NP

#### Table 8. Clock AC Timing Specifications (continued)


At recommended operating conditions (see Table 2) with LV<sub>DD</sub> = 3.3 V  $\pm$  0.3 V

Num	Characteristics and Conditions	Min	Мах	Unit	Notes
21	OSC_IN frequency stability	_	100	ppm	

Notes:

- 1. Rise and fall times for the PCI\_SYNC\_IN input are measured from 0.4 through 2.4 V.
- 2. Specification value at maximum frequency of operation.
- 3. Pin-to-pin skew includes quantifying the additional amount of clock skew (or jitter) from the DLL besides any intentional skew added to the clocking signals from the variable length DLL synchronization feedback loop, that is, the amount of variance between the internal *sys\_logic\_clk* and the SDRAM\_SYNC\_IN signal after the DLL is locked. While pin-to-pin skew between SDRAM\_CLKs can be measured, the relationship between the internal *sys\_logic\_clk* and the external SDRAM\_SYNC\_IN cannot be measured and is guaranteed by design.
- 4. Relock time is guaranteed by design and characterization. Relock time is not tested.
- 5. Relock timing is guaranteed by design. PLL-relock time is the maximum amount of time required for PLL lock after a stable V<sub>DD</sub> and PCI\_SYNC\_IN are reached during the reset sequence. This specification also applies when the PLL has been disabled and subsequently re-enabled during sleep mode. Also note that HRST\_CPU/HRST\_CTRL must be held asserted for a minimum of 255 bus clocks after the PLL-relock time during the reset sequence.
- 6. DLL\_EXTEND is bit 7 of the PMC2 register <72>. N is a non-zero integer (see Figure 7 through Figure 10). T<sub>clk</sub> is the period of one SDRAM\_SYNC\_OUT clock cycle in ns. T<sub>loop</sub> is the propagation delay of the DLL synchronization feedback loop (PC board runner) from SDRAM\_SYNC\_OUT to SDRAM\_SYNC\_IN in ns; 6.25 inches of loop length (unloaded PC board runner) corresponds to approximately 1 ns of delay. For details about how Figure 7 through Figure 10 may be used, refer to the Freescale application note AN2164, MPC8245/MPC8241 Memory Clock Design Guidelines, for details on MPC8241 memory clock design.
- 7. Rise and fall times for the OSC\_IN input are guaranteed by design and characterization. OSC\_IN input rise and fall times are not tested.

Figure 6 shows the PCI\_SYNC\_IN input clock timing diagram, and Figure 7 through Figure 10 show the DLL locking range loop delay versus frequency of operation.



VM = Midpoint Voltage (1.4 V)

Figure 6. PCI\_SYNC\_IN Input Clock Timing Diagram




Figure 8. DLL Locking Range Loop Delay versus Frequency of Operation for DLL\_Extend=1 and Normal Tap Delay




Figure 10. DLL Locking Range Loop Delay versus Frequency of Operation for DLL\_Extend=1 and Max Tap Delay


# 4.5.2 Input AC Timing Specifications

Table 10 provides the input AC timing specifications at recommended operating conditions (see Table 2) with  $LV_{DD} = 3.3 V \pm 0.3 V$ . See Figure 11 and Figure 12.

Num	Characteristic	Min	Мах	Unit	Notes
10a	PCI input signals valid to PCI_SYNC_IN (input setup)	3.0	—	ns	1, 3
10b	Memory input signals valid to sys_logic_clk (input setup)				

#### **Table 10. Input AC Timing Specifications**





- 11a = Input hold time of SDRAM\_SYNC\_IN to memory.
- 12b-d = sys\_logic\_clk to output valid timing.
- 13b = Output hold time for non-PCI signals.
- 14b = SDRAM-SYNC\_IN to output high-impedance timing for non-PCI signals.
- Tos = Offset timing required to align sys\_logic\_clk with SDRAM\_SYNC\_IN. The SDRAM\_SYNC\_IN signal is adjusted by the DLL to accommodate for internal delay. This causes SDRAM\_SYNC\_IN to appear before sys\_logic\_clk once the DLL locks.

#### Figure 11. Input/Output Timing Diagram Referenced to SDRAM\_SYNC\_IN





Figure 12. Input/Output Timing Diagram Referenced to PCI\_SYNC\_IN



Figure 13 shows the input timing diagram for mode select signals.



VM = Midpoint Voltage (1.4 V)

Figure 13. Input Timing Diagram for Mode Select Signals

### 4.5.3 Output AC Timing Specification

Table 11 provides the processor bus AC timing specifications for the MPC8241 at recommended operating conditions (see Table 2) with  $LV_{DD} = 3.3 V \pm 0.3 V$  (see Figure 11). All output timings assume a purely resistive 50- $\Omega$  load (see Figure 14). Output timings are measured at the pin; time-of-flight delays must be added for trace lengths, vias, and connectors in the system. These specifications are for the default driver strengths that Table 4 indicates.

Num	Characteristic	Min	Мах	Unit	Notes
12a	PCI_SYNC_IN to output valid, see Figure 15	•			4
12a0	Tap 0, PCI_HOLD_DEL = 00, [MCP,CKE] = 11, 66 MHz PCI (default)	_	6.0	ns	1, 3
12a1	Tap 1, PCI_HOLD_DEL = 01, [MCP,CKE] = 10	—	6.5		
12a2	Tap 2, PCI_HOLD_DEL = 10, [MCP,CKE] = 01, 33 MHz PCI	—	7.0		
12a3	Tap 3, PCI_HOLD_DEL = 11, [MCP,CKE] = 00	—	7.5		
12b	<i>sys_logic_clk</i> to output valid (memory address, control, and data signals)	—	4.5	ns	2
12c	<i>sys_logic_clk</i> to output valid (for all others)	—	7.0	ns	2
12d	<i>sys_logic_clk</i> to output valid (for I <sup>2</sup> C)	—	5.0	ns	2
12e	<i>sys_logic_clk</i> to output valid (ROM/Flash/Port X)	—	6.0	ns	2
13a	Output hold (PCI), see Figure 15				
13a0	Tap 0, PCI_HOLD_DEL = 00, [MCP,CKE] = 11, 66 MHz PCI (default)	2.0		ns	1, 3, 4
13a1	Tap 1, PCI_HOLD_DEL = 01, [MCP,CKE] = 10	2.5	_		
13a2	Tap 2, PCI_HOLD_DEL = 10, [MCP,CKE] = 01, 33 MHz PCI	3.0	_		
13a3	Tap 3, PCI_HOLD_DEL = 11, [MCP,CKE] = 00	3.5			
13b	Output hold (all others)	1.0		ns	2
14a	PCI_SYNC_IN to output high impedance (for PCI)	—	14.0	ns	1, 3

Table 11. Output AC Timing Specifications



#### Table 12. I<sup>2</sup>C DC Electrical Characteristics

At recommended operating conditions with  $\text{OV}_{\text{DD}}$  of 3.3 V  $\pm$  5%.

Pulse width of spikes which must be suppressed by the input filter	t <sub>i2KHKL</sub>	0	50	ns	2
Input current each I/O pin (input voltage is between $0.1 \times \text{OV}_{DD}$ and $0.9 \times \text{OV}_{DD}(\text{max})$	I <sub>I</sub>	-10	10	μA	3
Capacitance for each I/O pin	Cl	_	10	pF	

#### Notes:

1. Output voltage (open drain or open collector) condition = 3 mA sink current.

2. Refer to the MPC8245 Integrated Processor Reference Manual for information on the digital filter used.

3. I/O pins obstruct the SDA and SCL lines if the  $OV_{DD}$  is switched off.

# 4.6.2 I<sup>2</sup>C AC Electrical Specifications

Table 13 provides the AC timing parameters for the  $I^2C$  interfaces.

### Table 13. I<sup>2</sup>C AC Electrical Specifications

All values refer to  $V_{IH}\left(min\right)$  and  $V_{IL}\left(max\right)$  levels (see Table 12).

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit
SCL clock frequency	f <sub>I2C</sub>	0	400	kHz
Low period of the SCL clock	t <sub>I2CL</sub> <sup>4</sup>	1.3	_	μs
High period of the SCL clock	t <sub>I2CH</sub> 4	0.6	_	μs
Setup time for a repeated START condition	t <sub>I2SVKH</sub> 4	0.6	_	μs
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t <sub>I2SXKL</sub> 4	0.6	_	μs
Data setup time	t <sub>I2DVKH</sub> 4	100	—	ns
Data input hold time: CBUS compatible masters I <sup>2</sup> C bus devices	t <sub>i2DXKL</sub>	0 <sup>_2</sup>		μs
Data output delay time:	t <sub>I2OVKL</sub>	—	0.9 <sup>3</sup>	
Set-up time for STOP condition	t <sub>I2PVKH</sub>	0.6	_	μs
Bus free time between a STOP and START condition	t <sub>I2KHDX</sub>	1.3	_	μs
Noise margin at the LOW level for each connected device (including hysteresis)	V <sub>NL</sub>	$0.1 \times OV_{DD}$	_	V






Figure 18. PIC Serial Interrupt Mode Output Timing Diagram




Figure 19. PIC Serial Interrupt Mode Input Timing Diagram

### 4.7.1 IEEE 1149.1 (JTAG) AC Timing Specifications

Table 15 provides the JTAG AC timing specifications for the MPC8241 while in the JTAG operating mode at recommended operating conditions (see Table 2) with  $LV_{DD} = 3.3 V \pm 0.3 V$ . Timings are independent of the system clock (PCI\_SYNC\_IN).

Num	Characteristic	Min	Мах	Unit	Notes
	TCK frequency of operation	0	25	MHz	_
1	TCK cycle time	40	_	ns	_
2	TCK clock pulse width measured at 1.5 V	20	_	ns	_
3	TCK rise and fall times	0	3	ns	_
4	TRST setup time to TCK falling edge	10	_	ns	1
5	TRST assert time	10	_	ns	_
6	Input data setup time	5	_	ns	2
7	Input data hold time	15	_	ns	2
8	TCK to output data valid	0	30	ns	3
9	TCK to output high impedance	0	30	ns	3
10	TMS, TDI data setup time	5	_	ns	_

Table 15. JTAG AC Timing Specification (Independent of PCI\_SYNC\_IN)






Figure 23. Test Access Port Timing Diagram

# 5 Package Description

This section details package parameters, pin assignments, and dimensions.

# 5.1 Package Parameters for the MPC8241

The MPC8241 uses a 25 mm  $\times$  25 mm, cavity up, 357-pin plastic ball grid array (PBGA) package. The package parameters are as follows.

Package outline	$25 \text{ mm} \times 25 \text{ mm}$
Interconnects	357
Pitch	1.27 mm
Solder balls	ZP (PBGA)—62 Sn/36 Pb/2 Ag—available only in Rev B parts ZQ (Thick substrate thick mold cap PBGA)—62 Sn/36 Pb/2 Ag VR (Lead free version of package)—95.5 Sn/4.0 Ag/0.5 Cu
Solder ball diameter	0.75 mm
Maximum module height	2.52 mm
Co-planarity specification	0.15 mm
Maximum force	6.0 lbs. total, uniformly distributed over package (8 grams/ball)



Package Description

# 5.2 Pin Assignments and Package Dimensions

Figure 24 shows the top surface, side profile, and pinout of the MPC8241, 357 PBGA ZP package. Note that this is available for Rev. B parts only.




Figure 24. MPC8241 Package Dimensions and Pinout Assignments (ZP Package)



Package Description

Signal Name	Package Pin Number	Pin Type	Power Supply	Output Driver Type	Notes			
PCI_CLK1/SIN1	U16	Output	GV <sub>DD</sub> OV <sub>DD</sub>	DRV_PCI_CLK	5, 14, 24			
PCI_CLK2/RTS1/SOUT2	W18	Output	GV <sub>DD</sub> OV <sub>DD</sub>	DRV_PCI_CLK	5, 14			
PCI_CLK3/CTS1/SIN2	V19	Output	GV <sub>DD</sub> OV <sub>DD</sub>	DRV_PCI_CLK	5, 14, 24			
PCI_CLK4/DA3	V17	Output	GV <sub>DD</sub> OV <sub>DD</sub>	DRV_PCI_CLK	5, 14			
PCI_SYNC_OUT	U17	Output	GV <sub>DD</sub> OV <sub>DD</sub>	DRV_PCI_CLK	_			
PCI_SYNC_IN	V18	Input	GV <sub>DD</sub> OV <sub>DD</sub>	_	—			
SDRAM_CLK[0:3]	D7 B7 C5 A5	Output	GV <sub>DD</sub> OV <sub>DD</sub>	DRV_MEM_CTRL	1, 22			
SDRAM_SYNC_OUT	B4	Output	GV <sub>DD</sub> OV <sub>DD</sub>	DRV_MEM_CTRL	_			
SDRAM_SYNC_IN	A4	Input	GV <sub>DD</sub> OV <sub>DD</sub>	_	_			
CKO/DA1	L1	Output	GV <sub>DD</sub> OV <sub>DD</sub>	DRV_STD_MEM	5			
OSC_IN	R17	Input	GV <sub>DD</sub> OV <sub>DD</sub>	_	15			
	Miscellan	eous Signal	s					
HRST_CTRL	M2	Input	$GV_{DD}OV_{DD}$	—	25			
HRST_CPU	L4	Input	GV <sub>DD</sub> OV <sub>DD</sub>	—	25			
MCP	K4	Output	GV <sub>DD</sub> OV <sub>DD</sub>	DRV_STD_MEM	10, 11, 16			
NMI	M1	Input	GV <sub>DD</sub> OV <sub>DD</sub>		—			
SMI	L2	Input	$GV_{DD}OV_{DD}$	_	12			
SRESET/SDMA12	L3	I/O	$GV_{DD}OV_{DD}$	DRV_MEM_CTRL	5, 12			
TBEN/SDMA13	КЗ	I/O	GV <sub>DD</sub> OV <sub>DD</sub>	DRV_MEM_CTRL	5, 12			
QACK/DA0	A3	Output	GV <sub>DD</sub> OV <sub>DD</sub>	DRV_STD_MEM	5, 11, 12			
CHKSTOP_IN/SDMA14	K2	I/O	$GV_{DD}OV_{DD}$	DRV_MEM_CTRL	5, 12			
TRIG_IN/RCS2	P18	I/O	GV <sub>DD</sub> OV <sub>DD</sub>	—	5, 12			
TRIG_OUT/RCS3	N18	Output	$GV_{DD}OV_{DD}$	DRV_STD_MEM	5			
MAA[0:2]	E17 D17 C18	Output	GV <sub>DD</sub> OV <sub>DD</sub>	DRV_STD_MEM	1, 10, 11			
MIV	К1	Output	GV <sub>DD</sub> OV <sub>DD</sub>	DRV_STD_MEM	23			
PMAA[0:1]	N19 N17	Output	GV <sub>DD</sub> OV <sub>DD</sub>	DRV_STD_MEM	1, 2, 10, 11			
PMAA[2]	M15	Output	GV <sub>DD</sub> OV <sub>DD</sub>	DRV_STD_MEM	1, 2, 10, 11			
Test/Configuration Signals								
PLL_CFG[0:4]/DA[10:6]	N3 N2 N1 M4 M3	I/O	$GV_{DD}OV_{DD}$	—	1, 5, 20			
TEST0	P16	Input	GV <sub>DD</sub> _OV <sub>DD</sub>	—	13, 21			
RTC	D13	Input	GV <sub>DD</sub> _OV <sub>DD</sub>	—	12			
ТСК	T19	Input	GV <sub>DD</sub> _OV <sub>DD</sub>	—	6, 13			
TDI	N15	Input	$GV_{DD}OV_{DD}$	—	6, 13			
TDO	T17	Output	GV <sub>DD</sub> _OV <sub>DD</sub>	DRV_PCI	23			
,				•				

### Table 16. MPC8241 Pinout Listing (continued)



	1		ig (continued)		
Signal Name	Package Pin Number	Pin Type	Power Supply	Output Driver Type	Notes
TMS	T18	Input	$\text{GV}_{\text{DD}}$ $\text{OV}_{\text{DD}}$	—	6, 13
TRST	R16	Input	$GV_{DD}OV_{DD}$	—	6, 13
	Power and	Ground Sign	als		
GNDRING/GND	F07 F08 F09 F10 F11 F12 F13 G07 G08 G09 G10 G11 G12 G13 H07 H08 H09 H10 H11 H12 H13 J07 J08 J09 J10 J11 J12 J13 K07 K08 K09 K10 K11 K12 K13 L07 L08 L09 L10 L11 L12 L13 M07 M08 M09 M10 M11 M12 M13 N07 N08 N09 N10 N11 N12 N13 P08 P09 P10 P11 P12 P13 R15	Ground	_		17
LV <sub>DD</sub>	R18 U18 T1 U4 T6 W11 T14	Reference voltage 3.3 V, 5.0 V	LV <sub>DD</sub>	_	_
GV <sub>DD</sub> _OV <sub>DD</sub> /PWRRING	D09 D10 D11 E06 E07 E08 E09 E10 E11 E12 E13 E14 F06 F14 G06 G14 H06 H14 J06 J14 K06 K14 L06 L14 M06 M14 N06 N14 P06 P07 P14 R08 R09 R10 R11 R12	Power for memory drivers and PCI/Stnd 3.3 V	GV <sub>DD</sub> OV <sub>DD</sub>	_	18
V <sub>DD</sub>	F03 H3 L5 N4 P5 V5 U8 W12 W16 R13 P19 L19 H19 F19 F15 C15 A13 A8 B5 A2	Power for core 1.8 V	V <sub>DD</sub>	_	_
No Connect	N5 W2 B1	—	_	—	—
AV <sub>DD</sub>	M5	Power for PLL (CPU core logic) 1.8 V	AV <sub>DD</sub>	_	_
AV <sub>DD</sub> 2	R14	Power for PLL (peripheral logic) 1.8 V	AV <sub>DD</sub> 2	_	_
	Debug/Man	ufacturing P	ins		1
DA0/QACK	A3	Output	$\rm GV_{\rm DD} - \rm OV_{\rm DD}$	DRV_STD_MEM	5, 11, 12
DA1/CKO	L1	Output	$\mathrm{GV}_{\mathrm{DD}}\mathrm{-}\mathrm{OV}_{\mathrm{DD}}$	DRV_STD_MEM	5
DA2	R5	Output	$GV_{DD}OV_{DD}$	DRV_PCI	19
DA3/PCI_CLK4	V17	Output	$\mathrm{GV}_{\mathrm{DD}}\mathrm{-}\mathrm{OV}_{\mathrm{DD}}$	DRV_PCI_CLK	5
DA4/REQ4	W13	I/O	$GV_{DD}OV_{DD}$	—	5, 6
DA5/GNT4	T11	Output	GV <sub>DD</sub> OV <sub>DD</sub>	DRV_PCI	2, 4, 5

#### Table 16. MPC8241 Pinout Listing (continued)



# 6 PLL Configuration

The PLL\_CFG[0:4] are configured by the internal PLLs. For a specific PCI\_SYNC\_IN (PCI bus) frequency, the PLL configuration signals set both the peripheral logic/memory bus PLL (VCO) frequency of operation for the PCI-to-memory frequency multiplying and the MPC603e CPU PLL (VCO) frequency of operation for memory-to-CPU frequency multiplying. The PLL configurations are shown in Table 17 and Table 18.

		16	66 MHz-Part	2	200-MHz Part <sup>2</sup> Multip			pliers	
Ref <sup>2</sup>	PLL_CFG [0:4] <sup>1</sup>	PCI Clock Input (PCI_ SYNC_IN) Range <sup>3</sup> (MHz)	Peripheral Logic/ Mem Bus Clock Range (MHz)	CPU Clock Range (MHz)	PCI Clock Input (PCI_ SYNC_IN) Range <sup>3</sup> (MHz)	Peripheral Logic/ Mem Bus Clock Range (MHz)	CPU Clock Range (MHz)	PCI-to- Mem (Mem VCO)	Mem-to- CPU (CPU VCO)
0	00000	1	Not available		25-26 <sup>5</sup>	75-78	188-195	3 (2)	2.5 (2)
2	00010	34 <sup>4</sup> –37 <sup>5</sup>	34–37	153–166	34 <sup>4</sup> -44 <sup>5</sup>	34–44	153–200	1 (4)	4.5 (2)
3	00011 <sup>6</sup>	50 <sup>7</sup> –66 <sup>3</sup>	50–66	100–132	50 <sup>7</sup> –66 <sup>3</sup>	50–66	100–132	1 (Bypass)	2 (4)
4	00100	25–41 <sup>5</sup>	50–82	100–164	25–44 <sup>8,10</sup>	50–88	100–176	2 (4)	2 (4)
6	00110 <sup>9</sup>		Bypass			Bypass		Bypass	Bypass
7 Rev. B	00111 <sup>6</sup>	50 <sup>4</sup> –55 <sup>5</sup>	50–55	150–166	50 <sup>4</sup> –66 <sup>3</sup>	50–66	150–198	1 (Bypass)	3 (2)
7 Rev. D	00111	Not available							
8	01000	50 <sup>4</sup> –55 <sup>5</sup>	50–55	150–166	50 <sup>4</sup> –66 <sup>3</sup>	50–66	150–198	1 (4)	3 (2)
9	01001	38 <sup>4</sup> -41 <sup>5,11</sup>	76–82	152–164	38 <sup>4</sup> –50 <sup>5,12</sup>	76–100	152–200	2 (2)	2 (2)
В	01011	1	Not available		44 <sup>5</sup>	66	198	2(2)	2.5(2)
С	01100	30 <sup>4</sup> –33 <sup>5</sup>	60–66	150–165	30 <sup>4</sup> -40 <sup>5</sup>	60–80	150–200	2 (4)	2.5 (2)
E	01110	25–27 <sup>5</sup>	50–54	150–162	25–33 <sup>5</sup>	60–66	150–198	2 (4)	3 (2)
10	10000	25–27 <sup>5,11</sup>	75–83	150–166	25–33 <sup>5,12</sup>	75–100	150–200	3 (2)	2 (2)
12	10010	50 <sup>4</sup> –55 <sup>5,11</sup>	75–83	150–166	50 <sup>4</sup> –66 <sup>3</sup>	75–99	150–198	1.5 (2)	2 (2)
14	10100	1	Not available		25–28 <sup>5</sup>	50–56	175–196	2 (4)	3.5 (2)
16	10110				25 <sup>5</sup>	50	200	2(4)	4(2)
17	10111				25 <sup>5</sup>	100	200	4(2)	2(2)
19	11001	33 <sup>5,13</sup>	66	165	33 <sup>13</sup> –40 <sup>5</sup>	66–80	165–200	2(2)	2.5(2)
1A	11010	37 <sup>4</sup> –41 <sup>5</sup>	37–41	150–166	37 <sup>4</sup> –50 <sup>5</sup>	37–50	150–200	1 (4)	4 (2)
1B	11011	1	Not available		33 <sup>5,13</sup>	66	198	2(2)	3(2)
1C	11100				44 <sup>5,13</sup>	66	198	1.5(2)	3(2)
1D	11101	44 <sup>5,13</sup>	66	166	44 <sup>13</sup> –53 <sup>5</sup>	66–80	165–200	1.5 (2)	2.5 (2)

Table 17. PLL Configurations (166- and 200-MHz)



		:	266-MHz Part <sup>9</sup>		Multipliers		
Ref <sup>2</sup>	PLL_ CFG[0:4] <sup>10,11</sup>	PCI Clock Input (PCI_SYNC_IN) Range <sup>1</sup> (MHz)	Periph Logic/ Mem Bus Clock Range (MHz)	CPU Clock Range (MHz)	PCI-to-Mem (Mem VCO)	Mem-to-CPU (CPU VCO)   ypass   3 (2)   2 (2)   4.5 (2)   3 (2)   2.5 (2)   3.5 (2)   3.5 (2)   2 (2)   2.5 (2)   3.5 (2)   2 (2)   2 (2)	
6	00110 <sup>13</sup>		Bypass		Вур	bass	
7 (Rev. B)	00111 <sup>12</sup>	50 <sup>6</sup> –66 <sup>1</sup>	50–66	150–198	1 (Bypass)	3 (2)	
7 (Rev. D)	00111 <sup>14</sup>		, ,	Not Available			
8	01000	50 <sup>6</sup> –66 <sup>1</sup>	50–66	150–198	1 (4)	3 (2)	
9	01001	38 <sup>6</sup> –66 <sup>1</sup>	76–132	152–264	2 (2)	2 (2)	
А	01010	25–29 <sup>5</sup>	50–58	225–261	2 (4)	4.5 (2)	
В	01011	45 <sup>3</sup> –59 <sup>5</sup>	68–88	204–264	1.5 (2)	3 (2)	
С	01100	30 <sup>6</sup> –44 <sup>4</sup>	60–88	150–220	2 (4)	2.5 (2)	
D	01101	45 <sup>3</sup> –50 <sup>5</sup>	68–75	238–263	1.5 (2)	3.5 (2)	
Е	01110	25–44 <sup>5</sup>	50–88	150–264	2 (4)	3 (2)	
F	01111	25 <sup>5</sup>	75	263	3 (2)	3.5 (2)	
10	10000	25–44 <sup>5</sup>	75–132	150–264	3 (2)	2 (2)	
11	10001	25–26 <sup>5</sup>	100–106	250–266	4 (2)	2.5 (2)	
12	10010	50 <sup>6</sup> –66 <sup>1</sup>	75–99	150–198	1.5 (2)	2 (2)	
13	10011		Not available		4 (2)	3 (2)	
14	10100	25–38 <sup>5</sup>	50–76	175–266	2 (4)	3.5 (2)	
15	10101		Not available		2.5 (2)	4 (2)	
16	10110	25–33 <sup>5</sup>	50–66	200–264	2 (4)	4 (2)	
17	10111	25–33 <sup>5</sup>	100–132	200–264	4 (2)	2 (2)	
18	11000	27 <sup>3</sup> –35 <sup>5</sup>	68–88	204–264	2.5 (2)	3 (2)	
19	11001	33 <sup>3</sup> –53 <sup>5</sup>	66–106	165–265	2 (2)	2.5 (2)	
1A	11010	50 <sup>18</sup> –66 <sup>1</sup>	50–66	200–264	1 (4)	4 (2)	
1B	11011	34 <sup>3</sup> –44 <sup>5</sup>	68–88	204–264	2 (2)	3 (2)	
1C	11100	44 <sup>3</sup> –59 <sup>5</sup>	66–88	198–264	1.5 (2)	3 (2)	
1D	11101	44 <sup>3</sup> –66 <sup>1</sup>	66–99	165–248	1.5 (2)	2.5 (2)	
1E (Rev. B)	11110 <sup>8</sup>		Not usable		Off	Off	
1E (Rev. D)	11110	33 <sup>3</sup> -38 <sup>5</sup>	66-76	231-266	2(2)	3.5(2)	

Table 18. PLL Configurations	(266-MHz Parts) (continued)
------------------------------	-----------------------------



		2	266-MHz Part <sup>9</sup>		Multipliers	
Ref <sup>2</sup>	PLL_ CFG[0:4] <sup>10,11</sup>	PCI Clock Input (PCI_SYNC_IN) Range <sup>1</sup> (MHz)	Periph Logic/ Mem Bus Clock Range (MHz)	CPU Clock Range (MHz)	PCI-to-Mem (Mem VCO)	Mem-to-CPU (CPU VCO)
1F	11111 <sup>8</sup>	Not usable			Off	Off

Table 18. PLL Configurations (266-MHz Parts) (continued)

#### Notes:

- 1. Limited by maximum PCI input frequency (66 MHz).
- 2. Note the impact of the relevant revisions for modes 7 and 1E.
- 3. Limited by minimum memory VCO frequency (132 MHz).
- 4. Limited due to maximum memory VCO frequency (352 MHz).
- 5. Limited by maximum CPU operating frequency.
- 6. Limited by minimum CPU VCO frequency (300 MHz).
- 7. Limited by maximum CPU VCO frequency (704 MHz).
- 8. In clock off mode, no clocking occurs inside the MPC8241, regardless of the PCI\_SYNC\_IN input.
- 9. Range values are shown rounded down to the nearest whole number (decimal place accuracy removed) for clarity.
- 10.PLL\_CFG[0:4] settings that are not listed are reserved.
- 11.Bits 7-4 of register offset <0xE2> contain the PLL\_CFG[0:4] setting value.
- 12.In PLL bypass mode, the PCI\_SYNC\_IN input signal clocks the internal processor directly, the peripheral logic PLL is disabled, and the bus mode is set for 1:1 (PCI:Mem) mode operation. This mode is intended for hardware modeling. The AC timing specifications in this document do not apply in PLL bypass mode.
- 13.In dual PLL bypass mode, the PCI\_SYNC\_IN input signal clocks the internal peripheral logic directly, the peripheral logic PLL is disabled, and the bus mode is set for 1:1 (PCI\_SYNC\_IN:Mem) mode operation. In this mode, the OSC\_IN input signal clocks the internal processor directly in 1:1 (OSC\_IN:CPU) mode operation and the processor PLL is disabled. The PCI\_SYNC\_IN and OSC\_IN input clocks must be externally synchronized. This mode is intended for hardware modeling. The AC timing specifications in this document do not apply in dual PLL bypass mode.
- 14.Limited by minimum CPU operating frequency (100 MHz).
- 15.Limited by minimum memory bus frequency (50 MHz).

# 7 System Design Information

This section provides electrical and thermal design recommendations for successful application of the MPC8241.

# 7.1 PLL Power Supply Filtering

The AV<sub>DD</sub> and AV<sub>DD</sub>2 power signals on the MPC8241 provide power to the peripheral logic/memory bus PLL and the MPC603e processor PLL. To ensure stability of the internal clocks, the power supplied to the AV<sub>DD</sub> and AV<sub>DD</sub>2 input signals should be filtered of any noise in the 500 kHz to 10 MHz resonant frequency range of the PLLs. Two separate circuits similar to the one shown in Figure 26 using surface mount capacitors with minimum effective series inductance (ESL) is recommended for AV<sub>DD</sub> and AV<sub>DD</sub>2 power signal pins. In *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), Dr. Howard Johnson recommends using multiple small capacitors of equal value instead of multiple values.



# 7.7 Thermal Management

This section provides thermal management information for the plastic ball grid array (PBGA) package for air-cooled applications. Depending on the application environment and the operating frequency, a heat sink may be required to maintain junction temperature within specifications. Proper thermal control design primarily depends on the system-level design: heat sink, airflow, and thermal interface material. To reduce the die-junction temperature, heat sinks can be attached to the package by several methods: adhesive, spring clip to holes in the printed-circuit board or package, or mounting clip and screw assembly (see Figure 28).




Figure 28. Package Exploded Cross-Sectional View with Several Heat Sink Options

Figure 29 depicts the die junction-to-ambient thermal resistance for four typical cases:

- A heat sink is not attached to the PBGA package and a high board-level thermal loading from adjacent components exists (label used—1s).
- A heat sink is not attached to the PBGA package and a low board-level thermal loading from adjacent components exists (label used—2s2p).
- A large heat sink (cross cut extrusion,  $38 \times 38 \times 16.5$  mm) is attached to the PBGA package and a high board-level thermal loading from adjacent components exists (label used—1s/sink).
- A large heat sink (cross cut extrusion,  $38 \times 38 \times 16.5$  mm) is attached to the PBGA package and a low board-level thermal loading from adjacent components exists (label used—2s2p/sink).

System Design Information



Shin-Etsu MicroSi, Inc.888-642-767410028 S. 51st St.888-642-7674Phoenix, AZ 850441Internet: www.microsi.com888-246-9050Thermagon Inc.888-246-90504707 Detroit Ave.2Cleveland, OH 441021Internet: www.thermagon.com1

# 7.7.3 Heat Sink Usage

An estimation of the chip junction temperature, T<sub>J</sub>, can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

 $T_A$  = ambient temperature for the package (°C)  $R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)  $P_D$  = power dissipation in the package (W)

The junction-to-ambient thermal resistance is an industry-standard value that provides a quick and easy estimation of thermal performance. Unfortunately, two values are in common usage: the value determined on a single-layer board and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single-layer board is appropriate for the tightly packed printed-circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

 $R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)  $R_{\theta JC}$  = junction-to-case thermal resistance (°C/W)  $R_{\theta CA}$  = case-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$  is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the size of the heat sink, the airflow around the device, the interface material, the mounting arrangement on the printed-circuit board, or the thermal dissipation on the printed-circuit board surrounding the device.

To determine the junction temperature of the device in the application when heat sinks are not used, the thermal characterization parameter ( $\psi_{JT}$ ) measures the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\psi_{JT} \times P_D)$$