



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| Product Status | Active |
|---------------------------------|---|
| Core Processor | PowerPC 603e |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 266MHz |
| Co-Processors/DSP | - |
| RAM Controllers | SDRAM |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | - |
| SATA | - |
| USB | - |
| Voltage - I/O | 3.3V |
| Operating Temperature | 0°C ~ 105°C (TA) |
| Security Features | - |
| Package / Case | 357-BBGA |
| Supplier Device Package | 357-PBGA (25x25) |
| Purchase URL | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8241lzq266d |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



The peripheral logic integrates a PCI bridge, dual universal asynchronous receiver/transmitter (DUART), memory controller, DMA controller, PIC interrupt controller, a message unit (and I_2O interface), and an I^2C controller. The processor core is a full-featured, high-performance processor with floating-point support, memory management, 16-Kbyte instruction cache, 16-Kbyte data cache, and power management features. The integration reduces the overall packaging requirements and the number of discrete devices required for an embedded system.

An internal peripheral logic bus interfaces the processor core to the peripheral logic. The core can operate at a variety of frequencies, allowing the designer to trade performance for power consumption. The processor core is clocked from a separate PLL that is referenced to the peripheral logic PLL, allowing the microprocessor and the peripheral logic block to operate at different frequencies while maintaining a synchronous bus interface. The interface uses a 64- or 32-bit data bus (depending on memory data bus width) and a 32-bit address bus along with control signals that enable the interface between the processor and peripheral logic to be optimized for performance. PCI accesses to the MPC8241 memory space are passed to the processor bus for snooping when snoop mode is enabled.

The general-purpose processor core and peripheral logic serve a variety of embedded applications. The MPC8241 can be used as either a PCI host or PCI agent controller.

2 Features

Major features of the MPC8241 are as follows:

- Processor core
 - High-performance, superscalar processor core
 - Integer unit (IU), floating-point unit (FPU) (software enabled or disabled), load/store unit (LSU), system register unit (SRU), and a branch processing unit (BPU)
 - 16-Kbyte instruction cache
 - 16-Kbyte data cache
 - Lockable L1 caches—entire cache or on a per-way basis up to three of four ways
 - Dynamic power management—supports 60x nap, doze, and sleep modes
- Peripheral logic
 - Peripheral logic bus
 - Various operating frequencies and bus divider ratios
 - 32-bit address bus, 64-bit data bus
 - Full memory coherency
 - Decoupled address and data buses for pipelining of peripheral logic bus accesses
 - Store gathering on peripheral logic bus-to-PCI writes
 - Memory interface
 - Up to 2 Gbytes of SDRAM memory
 - High-bandwidth data bus (32- or 64-bit) to SDRAM
 - Programmable timing for SDRAM
 - One to 8 banks of 16-, 64-, 128-, 256-, or 512-Mbit memory devices



- Write buffering for PCI and processor accesses
- Normal parity, read-modify-write (RMW), or ECC
- Data-path buffering between memory interface and processor
- Low-voltage TTL logic (LVTTL) interfaces
- 272 Mbytes of base and extended ROM/Flash/PortX space
- Base ROM space for 8-bit data path or same size as the SDRAM data path (32- or 64-bit)
- Extended ROM space for 8-, 16-, 32-bit gathering data path, 32- or 64-bit (wide) data path
- PortX: 8-, 16-, 32-, or 64-bit general-purpose I/O port using ROM controller interface with programmable address strobe timing, data ready input signal (DRDY), and 4 chip selects
- 32-bit PCI interface
 - Operates up to 66 MHz
 - PCI 2.2-compatible
 - PCI 5.0-V tolerance
 - Dual address cycle (DAC) for 64-bit PCI addressing (master only)
 - PCI locked accesses to memory
 - Accesses to PCI memory, I/O, and configuration spaces
 - Selectable big- or little endian operation
 - Store gathering of processor-to-PCI write and PCI-to-memory write accesses
 - Memory prefetching of PCI read accesses
 - Selectable hardware-enforced coherency
 - PCI bus arbitration unit (five request/grant pairs)
 - PCI agent mode capability
 - Address translation with two inbound and outbound units (ATU)
 - Internal configuration registers accessible from PCI
 - Two-channel integrated DMA controller (writes to ROM/PortX not supported)
 - Direct mode or chaining mode (automatic linking of DMA transfers)
 - Scatter gathering-read or write discontinuous memory
 - 64-byte transfer queue per channel
 - Interrupt on completed segment, chain, and error
 - Local-to-local memory
 - PCI-to-PCI memory
 - Local-to-PCI memory
 - PCI memory-to-local memory
- Message unit
 - Two doorbell registers
 - Two inbound and two outbound messaging registers
 - I₂O message interface



- I²C controller with full master/slave support that accepts broadcast messages
- Programmable interrupt controller (PIC)
 - Five hardware interrupts (IRQs) or 16 serial interrupts
 - Four programmable timers with cascade
- Two (dual) universal asynchronous receiver/transmitters (UARTs)
- Integrated PCI bus and SDRAM clock generation
- Programmable PCI bus and memory interface output drivers
- System level performance monitor facility
- Debug features
 - Memory attribute and PCI attribute signals
 - Debug address signals
 - $\overline{\text{MIV}}$ signal—marks valid address and data bus cycles on the memory bus
 - Programmable input and output signals with watchpoint capability
 - Error injection/capture on data path
 - IEEE Std. 1149.1 (JTAG)/test interface

3 General Parameters

The following list summarizes the general parameters of the MPC8241:

| Technology | 0.25 µm CMOS, five-layer metal |
|-------------------|---|
| Die size | 49.2 mm ² |
| Transistor count | 4.5 million |
| Logic design | Fully static |
| Packages | Surface-mount 357 (thick substrate and thick mold cap) plastic ball grid array (PBGA) |
| Core power supply | $1.8 \text{ V} \pm 100 \text{ mV DC}$ (nominal; see Table 2 for details and recommended operating conditions) |
| I/O power supply | 3.0 to 3.6 V DC |



| Table 3. DC Electrical S | pecifications (| (continued) |
|--------------------------|-----------------|-------------|
| | | |

| Characteristics | Conditions | Symbol | Min | Мах | Unit | Notes |
|-----------------|----------------------------------|-----------------|-----|------|------|-------|
| Capacitance | V _{in} = 0 V, f = 1 MHz | C _{in} | _ | 16.0 | pF | |

Notes:

- 1. See Table 16 for pins with internal pull-up resistors.
- 2. All grounded pins are connected together.
- 3. Leakage current is measured on input and output pins in the high-impedance state. The leakage current is measured for nominal GV_{DD}OV_{DD}/LV_{DD} and V_{DD} or both GV_{DD}OV_{DD}/LV_{DD} and V_{DD} must vary in the same direction.
- 4. See Table 4 for the typical drive capability of a specific signal pin based on the type of output driver associated with that pin as listed in Table 16.

4.2.1 Output Driver Characteristics

Table 4 provides information on the characteristics of the output drivers referenced in Table 16. The values are preliminary estimates from an IBIS model and are not tested.

| Driver Type | Programmable Output Impedance (Ω) | Supply Voltage | I _{ОН} | I _{OL} | Unit | Notes |
|--|---|--|-----------------|-----------------|------|-------|
| DRV_STD_MEM | 20 (default) | GV _{DD} _OV _{DD} = 3.3 V | 36.6 | 18.0 | mA | 2, 4 |
| | 40 | | 18.6 | 9.2 | mA | 2, 4 |
| DRV_PCI | 20 | | 12.0 | 12.4 | mA | 1, 3 |
| | 40 (default) | | 6.1 | 6.3 | mA | 1, 3 |
| DRV_MEM_CTRL DRV_PCI_CLK DRV_MEM_CLK | 6 (default) | | 89.0 | 42.3 | mA | 2, 4 |
| | 20 | | 36.6 | 18.0 | mA | 2, 4 |
| | 40 | | 18.6 | 9.2 | mA | 2, 4 |

Table 4. Drive Capability of MPC8241 Output Pins 5,6

Notes:

- 1. For DRV_PCI, I_{OH} read from the IBIS listing in the pull-up mode, I(Min) column, at the 0.33-V label by interpolating between the 0.3- and 0.4-V table entries current values which corresponds to the PCI $V_{OH} = 2.97 = 0.9 \times GV_{DD} OV_{DD} (GV_{DD} OV_{DD} = 3.3 V)$ where table entry voltage = $GV_{DD} OV_{DD} PCI V_{OH}$.
- 2. For all others with GV_{DD} OV_{DD} = 3.3 V, I_{OH} read from the IBIS listing in the pull-up mode, I(Min) column, at the 0.9-V table entry which corresponds to the V_{OH} = 2.4 V where table entry voltage = GV_{DD} V_{OH} .
- 3. For DRV_PCI, I_{OL} read from the IBIS listing in the pull-down mode, I(Min) column, at 0.33 V = PCI V_{OL} = $0.1 \times GV_{DD}$ _OV_{DD} (GV_{DD}_OV_{DD} = 3.3 V) by interpolating between the 0.3- and 0.4-V table entries.
- 4. For all others with GV_{DD}_OV_{DD} = 3.3 V, I_{OL} read from the IBIS listing in the pull-down mode, I(Min) column, at the 0.4-V table entry.
- 5. See driver bit details for output driver control register (0x73) in the MPC8245 Integrated Processor Reference Manual.
- 6. See Chip Errata No. 19 in the MPC8245/MPC8241 Integrated Processor Chip Errata.



4.4 Thermal Characteristics

Table 6 provides the package thermal characteristics for the MPC8241. For details, see Section 7.7, "Thermal Management."

| Rating | Thermal Test Board Description | Symbol | Value ⁷ (166- and 200-MHz Parts) | Value ⁷ (266-MHz Part) | Unit | Notes |
|--|-----------------------------------|------------------------|--|---|------|-------|
| Junction-to-ambient natural convection | Single-layer board (1s) | $R_{	extsf{	heta}JA}$ | 38 | 28 | °C/W | 1, 2 |
| Junction-to-ambient natural convection | Four-layer board (2s2p) | $R_{	heta JMA}$ | 25 | 20 | °C/W | 1, 3 |
| Junction-to-ambient (@200 ft/min) | Single-layer board (1s) | $R_{	extsf{	heta}JMA}$ | 31 | 22 | °C/W | 1, 3 |
| Junction-to-ambient (@200 ft/min) | Four-layer board (2s2p) | $R_{	extsf{	heta}JMA}$ | 22 | 17 | °C/W | 1, 3 |
| Junction-to-board (bottom) | Four-layer board (2s2p) | $R_{	extsf{	heta}JB}$ | 17 | 11 | °C/W | 4 |
| Junction-to-case (top) | Single-layer board (1s) | $R_{	extsf{	heta}JC}$ | 8 | 7 | °C/W | 5 |
| Junction-to-package top | Natural convection | Ψ_{JT} | 2 | 2 | °C/W | 6 |

Table 6. Thermal Characterization Data

Notes:

1. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, airflow, power dissipation of other components on the board, and board thermal resistance.

- 2. Per SEMI G38-87 and EIA/JESD51-2 with the board horizontal.
- 3. Per EIA/JESD51-6 with the board horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature.
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per EIA/JESD51-2.
- 7. Note that the 166- and 200-MHz parts are in a two-layer package and the 266-MHz part is in a four-layer package, which causes the two package types to have different thermal characterization data.

4.5 AC Electrical Characteristics

After fabrication, functional parts are sorted by maximum processor core frequency as shown in Table 7 and tested for conformance to the AC specifications for that frequency. The processor core frequency is determined by the bus (PCI_SYNC_IN) clock frequency and the settings of the PLL_CFG[0:4] signals. Parts are sold by maximum processor core frequency. See Section 8, "Ordering Information."



NP

Table 8. Clock AC Timing Specifications (continued)

At recommended operating conditions (see Table 2) with LV_{DD} = 3.3 V \pm 0.3 V

| Num | Characteristics and Conditions | Min | Мах | Unit | Notes |
|-----|--------------------------------|-----|-----|------|-------|
| 21 | OSC_IN frequency stability | | 100 | ppm | |

Notes:

- 1. Rise and fall times for the PCI_SYNC_IN input are measured from 0.4 through 2.4 V.
- 2. Specification value at maximum frequency of operation.
- 3. Pin-to-pin skew includes quantifying the additional amount of clock skew (or jitter) from the DLL besides any intentional skew added to the clocking signals from the variable length DLL synchronization feedback loop, that is, the amount of variance between the internal *sys_logic_clk* and the SDRAM_SYNC_IN signal after the DLL is locked. While pin-to-pin skew between SDRAM_CLKs can be measured, the relationship between the internal *sys_logic_clk* and the external SDRAM_SYNC_IN cannot be measured and is guaranteed by design.
- 4. Relock time is guaranteed by design and characterization. Relock time is not tested.
- 5. Relock timing is guaranteed by design. PLL-relock time is the maximum amount of time required for PLL lock after a stable V_{DD} and PCI_SYNC_IN are reached during the reset sequence. This specification also applies when the PLL has been disabled and subsequently re-enabled during sleep mode. Also note that HRST_CPU/HRST_CTRL must be held asserted for a minimum of 255 bus clocks after the PLL-relock time during the reset sequence.
- 6. DLL_EXTEND is bit 7 of the PMC2 register <72>. N is a non-zero integer (see Figure 7 through Figure 10). T_{clk} is the period of one SDRAM_SYNC_OUT clock cycle in ns. T_{loop} is the propagation delay of the DLL synchronization feedback loop (PC board runner) from SDRAM_SYNC_OUT to SDRAM_SYNC_IN in ns; 6.25 inches of loop length (unloaded PC board runner) corresponds to approximately 1 ns of delay. For details about how Figure 7 through Figure 10 may be used, refer to the Freescale application note AN2164, MPC8245/MPC8241 Memory Clock Design Guidelines, for details on MPC8241 memory clock design.
- 7. Rise and fall times for the OSC_IN input are guaranteed by design and characterization. OSC_IN input rise and fall times are not tested.

Figure 6 shows the PCI_SYNC_IN input clock timing diagram, and Figure 7 through Figure 10 show the DLL locking range loop delay versus frequency of operation.



VM = Midpoint Voltage (1.4 V)

Figure 6. PCI_SYNC_IN Input Clock Timing Diagram



| Num | Characteristic | Min | Мах | Unit | Notes |
|------|---|-------------------|-----|------|---------|
| 10b0 | Tap 0, register offset <0x77>, bits 5:4 = 0b00 | 2.6 | — | ns | 2, 3, 6 |
| 10b1 | Tap 1, register offset <0x77>, bits 5:4 = 0b01 | 1.9 | — | | |
| 10b2 | Tap 2, register offset <0x77>, bits 5:4 = 0b10 (default) | 1.2 | — | | |
| 10b3 | Tap 3, register offset <0x77>, bits 5:4 = 0b11 | 0.5 | — | | |
| 10c | PIC miscellaneous debug input signals valid to <i>sys_logic_clk</i> (input setup) | 3.0 | — | ns | 2, 3 |
| 10d | I ² C input signals valid to <i>sys_logic_clk</i> (input setup) | 3.0 | — | ns | 2, 3 |
| 10e | Mode select inputs valid to HRST_CPU/HRST_CTRL (input setup) | $9 	imes t_{CLK}$ | _ | ns | 2, 3–5 |
| 11 | T _{os} —SDRAM_SYNC_IN to <i>sys_logic_clk</i> offset time | 0.4 | 1.0 | ns | 7 |
| 11a | sys_logic_clk to memory signal inputs invalid (input hold) | | | | |
| 11a0 | Tap 0, register offset <0x77>, bits 5:4 = 0b00 | 0 | — | ns | 2, 3, 6 |
| 11a1 | Tap 1, register offset <0x77>, bits 5:4 = 0b01 | 0.7 | — | | |
| 11a2 | Tap 2, register offset <0x77>, bits 5:4 = 0b10 (default) | 1.4 | — | | |
| 11a3 | Tap 3, register offset <0x77>, bits 5:4 = 0b11 | 2.1 | — | | |
| 11b | HRST_CPU/HRST_CTRL to mode select inputs invalid (input hold) | 0 | — | ns | 2, 3, 5 |
| 11c | PCI_SYNC_IN to inputs invalid (input hold) | 1.0 | — | ns | 1, 2, 3 |

Table 10. Input AC Timing Specifications (continued)

Notes:

1. All PCI signals are measured from GV_{DD} _ OV_{DD} /2 of the rising edge of PCI_SYNC_IN to 0.4 × GV_{DD} _ OV_{DD} of the signal in question for 3.3-V PCI signaling levels. See Figure 12.

- 2. All memory and related interface input signal specifications are measured from the TTL level (0.8 or 2.0 V) of the signal in question to the VM = 1.4 V of the rising edge of the memory bus clock. sys_logic_clk. sys_logic_clk is the same as PCI_SYNC_IN in 1:1 mode, but is twice the frequency in 2:1 mode (processor/memory bus clock rising edges occur on every rising and falling edge of PCI_SYNC_IN). See Figure 11.
- 3. Input timings are measured at the pin.
- 4. t_{CLK} is the time of one SDRAM_SYNC_IN clock cycle.
- 5. All mode select input signals specifications are measured from the TTL level (0.8 or 2.0 V) of the signal in question to the VM = 1.4 V of the rising edge of the HRST_CPU/HRST_CTRL signal. See Figure 13.
- The memory interface input setup and hold times are programmable to four possible combinations by programming bits 5:4 of register offset <0x77> to select the desired input setup and hold times.
- 7. T_{os} represents a timing adjustment for SDRAM_SYNC_IN with respect to sys_logic_clk. Due to the internal delay present on the SDRAM_SYNC_IN signal with respect to the sys_logic_clk inputs to the DLL, the resulting SDRAM clocks become offset by the delay amount. The feedback trace length of SDRAM_SYNC_OUT to SDRAM_SYNC_IN must be shortened to accommodate this range relative to the SDRAM clock output trace lengths to maintain phase-alignment of the memory clocks with respect to sys_logic_clk. It is recommended that the length of SDRAM_SYNC_OUT to SDRAM_SYNC_IN be shortened by 0.7 ns because that is the midpoint of the range of T_{os} and allows the impact from the range of T_{os} to be reduced. Additional analyses of trace lengths and SDRAM loading must be performed to optimize timing. For details on trace measurements and the T_{os} problem, refer to the Freescale application note AN2164, MPC8245/MPC8241 Memory Clock Design Guidelines.



Electrical and Thermal Characteristics



- 11a = Input hold time of SDRAM_SYNC_IN to memory.
- 12b-d = sys_logic_clk to output valid timing.
- 13b = Output hold time for non-PCI signals.
- 14b = SDRAM-SYNC_IN to output high-impedance timing for non-PCI signals.
- Tos = Offset timing required to align sys_logic_clk with SDRAM_SYNC_IN. The SDRAM_SYNC_IN signal is adjusted by the DLL to accommodate for internal delay. This causes SDRAM_SYNC_IN to appear before sys_logic_clk once the DLL locks.

Figure 11. Input/Output Timing Diagram Referenced to SDRAM_SYNC_IN



Figure 12. Input/Output Timing Diagram Referenced to PCI_SYNC_IN

| Num | Characteristic | Min | Max | Unit | Notes |
|-----|--|-----|-----|------|-------|
| 14b | <i>sys_logic_clk</i> to output high impedance (for all others) | | 4.0 | ns | 2 |

Table 11. Output AC Timing Specifications (continued)

Notes:

- 1. All PCI signals are measured from GV_{DD} – OV_{DD} /2 of the rising edge of PCI_SYNC_IN to 0.285 × GV_{DD} – OV_{DD} or 0.615 × GV_{DD} – OV_{DD} of the signal in question for 3.3 V PCI signaling levels. See Figure 12.
- 2. All memory and related interface output signal specifications are specified from the VM = 1.4 V of the rising edge of the memory bus clock, sys_logic_clk to the TTL level (0.8 or 2.0 V) of the signal in question. sys_logic_clk is the same as PCI_SYNC_IN in 1:1 mode, but is twice the frequency in 2:1 mode (processor/memory bus clock rising edges occur on every rising and falling edge of PCI_SYNC_IN). See Figure 11.
- 3. PCI bused signals are composed of the following signals: LOCK, IRDY, C/BE[3:0], PAR, TRDY, FRAME, STOP, DEVSEL, PERR, SERR, AD[31:0], REQ[4:0], GNT[4:0], IDSEL, and INTA.
- 4. To meet minimum output hold specifications relative to PCI_SYNC_IN for both 33- and 66-MHz PCI systems, the MPC8241 has a programmable output hold delay for PCI signals (the PCI_SYNC_IN to output valid timing is also affected). The initial value of the output hold delay is determined by the values on the MCP and CKE reset configuration signals; the values on these two signals are inverted and subsequently stored as the initial settings of PCI_HOLD_DEL = PMCR2[5, 4] (power management configuration register 2 <0x72>), respectively. Because MCP and CKE have internal pull-up resistors, the default value of PCI_HOLD_DEL after reset is 0b00. Additional output hold delay values are available by programming the PCI_HOLD_DEL value of the PMCR2 configuration register. See Figure 15 for PCI_HOLD_DEL effect on output valid and hold time.

Figure 14 provides the AC test load for the MPC8241.



Figure 14. AC Test Load for the MPC8241



Electrical and Thermal Characteristics

Table 12. I²C DC Electrical Characteristics

At recommended operating conditions with OV_{DD} of 3.3 V ± 5%.

| Pulse width of spikes which must be suppressed by the input filter | t _{i2KHKL} | 0 | 50 | ns | 2 |
|--|---------------------|-----|----|----|---|
| Input current each I/O pin (input voltage is between $0.1 \times OV_{DD}$ and $0.9 \times OV_{DD}$ (max) | I | -10 | 10 | μA | 3 |
| Capacitance for each I/O pin | Cl | — | 10 | pF | |

Notes:

1. Output voltage (open drain or open collector) condition = 3 mA sink current.

2. Refer to the MPC8245 Integrated Processor Reference Manual for information on the digital filter used.

3. I/O pins obstruct the SDA and SCL lines if the OV_{DD} is switched off.

4.6.2 I²C AC Electrical Specifications

Table 13 provides the AC timing parameters for the I^2C interfaces.

Table 13. I²C AC Electrical Specifications

All values refer to $V_{IH}\left(min\right)$ and $V_{IL}\left(max\right)$ levels (see Table 12).

| Parameter | Symbol ¹ | Min | Мах | Unit |
|--|-----------------------|----------------------|------------------|------|
| SCL clock frequency | f _{I2C} | 0 | 400 | kHz |
| Low period of the SCL clock | t _{I2CL} 4 | 1.3 | — | μs |
| High period of the SCL clock | t _{I2CH} 4 | 0.6 | — | μs |
| Setup time for a repeated START condition | t _{I2SVKH} 4 | 0.6 | — | μs |
| Hold time (repeated) START condition (after this period, the first clock pulse is generated) | t _{I2SXKL} 4 | 0.6 | — | μs |
| Data setup time | t _{I2DVKH} 4 | 100 | — | ns |
| Data input hold time: CBUS compatible masters I ² C bus devices | t _{i2DXKL} | 0 ^{_2} | | μs |
| Data output delay time: | t _{I2OVKL} | — | 0.9 ³ | |
| Set-up time for STOP condition | t _{I2PVKH} | 0.6 | — | μs |
| Bus free time between a STOP and START condition | t _{I2KHDX} | 1.3 | — | μs |
| Noise margin at the LOW level for each connected device (including hysteresis) | V _{NL} | $0.1 \times OV_{DD}$ | — | V |





Figure 18. PIC Serial Interrupt Mode Output Timing Diagram



Figure 19. PIC Serial Interrupt Mode Input Timing Diagram

4.7.1 IEEE 1149.1 (JTAG) AC Timing Specifications

Table 15 provides the JTAG AC timing specifications for the MPC8241 while in the JTAG operating mode at recommended operating conditions (see Table 2) with $LV_{DD} = 3.3 V \pm 0.3 V$. Timings are independent of the system clock (PCI_SYNC_IN).

| Num | Characteristic | Min | Мах | Unit | Notes |
|-----|---|-----|-----|------|-------|
| | TCK frequency of operation | 0 | 25 | MHz | _ |
| 1 | TCK cycle time | 40 | - | ns | |
| 2 | TCK clock pulse width measured at 1.5 V | 20 | - | ns | |
| 3 | TCK rise and fall times | 0 | 3 | ns | |
| 4 | TRST setup time to TCK falling edge | 10 | _ | ns | 1 |
| 5 | TRST assert time | 10 | _ | ns | _ |
| 6 | Input data setup time | 5 | _ | ns | 2 |
| 7 | Input data hold time | 15 | _ | ns | 2 |
| 8 | TCK to output data valid | 0 | 30 | ns | 3 |
| 9 | TCK to output high impedance | 0 | 30 | ns | 3 |
| 10 | TMS, TDI data setup time | 5 | — | ns | — |

Table 15. JTAG AC Timing Specification (Independent of PCI_SYNC_IN)



Package Description

5.2 Pin Assignments and Package Dimensions

Figure 24 shows the top surface, side profile, and pinout of the MPC8241, 357 PBGA ZP package. Note that this is available for Rev. B parts only.



Figure 24. MPC8241 Package Dimensions and Pinout Assignments (ZP Package)



Package Description

5.3 Pinout Listings

Table 16 provides the pinout listing for the MPC8241, 357 PBGA package.

| Signal Name | Package Pin Number | Pin Type | Power Supply | Output Driver Type | Notes | | | | |
|-----------------------|--|-------------|--|-----------------------|---------|--|--|--|--|
| PCI Interface Signals | | | | | | | | | |
| C/BE[3:0] | V11 V7 W3 R3 | I/O | GV _{DD} OV _{DD} | DRV_PCI | 1, 2 | | | | |
| DEVSEL | U6 | I/O | $GV_{DD}OV_{DD}$ | DRV_PCI | 2, 3 | | | | |
| FRAME | Т8 | I/O | GV _{DD} OV _{DD} | DRV_PCI | 2, 3 | | | | |
| IRDY | U7 | I/O | $GV_{DD}OV_{DD}$ | DRV_PCI | 2, 3 | | | | |
| LOCK | V6 | Input | $GV_{DD}OV_{DD}$ | — | 3 | | | | |
| AD[31:0] | U13 V13 U11 W14 V14 U12 W10 T10 V10 U9 V9 W9 W8 T9 W7 V8 V4 W4 V3 V2 T5 R6 V1 T2 U3 P3 T4 R1 T3 R4 U2 U1 | I/O | GV _{DD} _OV _{DD} | DRV_PCI | 1, 2 | | | | |
| PAR | R7 | I/O | $GV_{DD}OV_{DD}$ | DRV_PCI | 2 | | | | |
| <u>GNT</u> [3:0] | W15 U15 W17 V12 | Output | $\rm GV_{DD} OV_{DD}$ | DRV_PCI | 1, 2 | | | | |
| GNT4/DA5 | T11 | Output | $GV_{DD}OV_{DD}$ | DRV_PCI | 2, 4, 5 | | | | |
| REQ[3:0] | V16 U14 T15 V15 | Input | $\rm GV_{\rm DD} - \rm OV_{\rm DD}$ | — | 1, 6 | | | | |
| REQ4/DA4 | W13 | I/O | $\mathrm{GV}_{\mathrm{DD}}\mathrm{-}\mathrm{OV}_{\mathrm{DD}}$ | — | 5, 6 | | | | |
| PERR | Τ7 | I/O | $\rm GV_{\rm DD} - \rm OV_{\rm DD}$ | DRV_PCI | 2, 3, 7 | | | | |
| SERR | U5 | I/O | $GV_{DD}OV_{DD}$ | DRV_PCI | 2, 3, 8 | | | | |
| STOP | W5 | I/O | $GV_{DD}OV_{DD}$ | DRV_PCI | 2, 3 | | | | |
| TRDY | W6 | I/O | $GV_{DD}OV_{DD}$ | DRV_PCI | 2, 3 | | | | |
| INTA | T12 | Output | $GV_{DD}OV_{DD}$ | DRV_PCI | 2, 8 | | | | |
| IDSEL | U10 | Input | $\rm GV_{\rm DD} - \rm OV_{\rm DD}$ | _ | | | | | |
| | Memory Int | erface Sign | als | | | | | | |
| MDL[0:31] | M19 M17 L16 L17 K18 J18 K17 K16 J15 J17 H18 F16 H16 H15 G17 D19 B3 C4 C2 D3 G5 E1 H5 E2 F1 F2 G2 J5 H1 H4 J4 J1 | I/O | GV _{DD} _OV _{DD} | DRV_STD_MEM | 1, 9 | | | | |
| MDH[0:31] | M18 L18 L15 K19 K15 J19 J16 H17 G19 G18 G16 D18 F18 E18 G15 E15 C3 D4 E5 F5 D1 E4 D2 E3 F4 G3 G4 G1 H2 J3 J2 K5 | I/O | GV _{DD} _OV _{DD} | DRV_STD_MEM | 1 | | | | |
| DQM[0:7] | A18 B18 A6 C7 D15 D14 A9 B8 | Output | $GV_{DD}OV_{DD}$ | DRV_MEM_CTRL | 1 | | | | |
| <u>CS</u> [0:7] | A17 B17 C16 C17 C9 C8 A10 B10 | Output | GV _{DD} _OV _{DD} | DRV_MEM_CTRL | 1 | | | | |
| FOE | A7 | I/O | GV _{DD} OV _{DD} | DRV_MEM_CTRL | 10, 11 | | | | |
| RCS0 | C10 | Output | $GV_{DD}OV_{DD}$ | DRV_MEM_CTRL | 10, 11 | | | | |

Table 16. MPC8241 Pinout Listing



| Signal Name Package Pin Number | | Pin Type | Power Supply | Output Driver Type | Notes |
|--|---|---|--|-----------------------|-----------|
| TMS | T18 | Input | GV _{DD} OV _{DD} | _ | 6, 13 |
| TRST | R16 | Input | GV _{DD} OV _{DD} | _ | 6, 13 |
| | Power and | Ground Sign | als | | |
| GNDRING/GND | D F07 F08 F09 F10 F11 F12 F13 G07 G08 G09 G10 G11 G12 G13 H07 H08 H09 H10 H11 H12 H13 J07 J08 J09 J10 J11 J12 J13 K07 K08 K09 K10 K11 K12 K13 L07 L08 L09 L10 L11 L12 L13 M07 M08 M09 M10 M11 M12 M13 N07 N08 N09 N10 N11 N12 N13 P08 P09 P10 P11 P12 P13 R15 | | | | 17 |
| LV _{DD} | R18 U18 T1 U4 T6 W11 T14 | Reference voltage 3.3 V, 5.0 V | LV _{DD} | _ | |
| GV _{DD} OV _{DD} /PWRRING | D09 D10 D11 E06 E07 E08 E09 E10 E11 E12 E13 E14 F06 F14 G06 G14 H06 H14 J06 J14 K06 K14 L06 L14 M06 M14 N06 N14 P06 P07 P14 R08 R09 R10 R11 R12 | Power for memory drivers and PCI/Stnd 3.3 V | GV _{DD} OV _{DD} | _ | 18 |
| V _{DD} | F03 H3 L5 N4 P5 V5 U8 W12 W16 R13 P19 L19 H19 F19 F15 C15 A13 A8 B5 A2 | Power for core 1.8 V | V _{DD} | _ | _ |
| No Connect | N5 W2 B1 | — | | _ | — |
| AV _{DD} | M5 | Power for PLL (CPU core logic) 1.8 V | AV _{DD} | _ | _ |
| AV _{DD} 2 | R14 | Power for PLL (peripheral logic) 1.8 V | AV _{DD} 2 | _ | _ |
| | Debug/Man | ufacturing P | ins | | |
| DA0/QACK | A3 | Output | $\mathrm{GV}_{\mathrm{DD}}\mathrm{-}\mathrm{OV}_{\mathrm{DD}}$ | DRV_STD_MEM | 5, 11, 12 |
| DA1/CKO | L1 | Output | $\text{GV}_{\text{DD}} - \text{OV}_{\text{DD}}$ | DRV_STD_MEM | 5 |
| DA2 | R5 | Output | $\text{GV}_{\text{DD}} - \text{OV}_{\text{DD}}$ | DRV_PCI | 19 |
| DA3/PCI_CLK4 | V17 | Output | $\mathrm{GV}_{\mathrm{DD}}\mathrm{-}\mathrm{OV}_{\mathrm{DD}}$ | DRV_PCI_CLK | 5 |
| DA4/REQ4 | W13 | I/O | $\text{GV}_{\text{DD}} - \text{OV}_{\text{DD}}$ | _ | 5, 6 |
| DA5/GNT4 | T11 | Output | GV _{DD} OV _{DD} | DRV_PCI | 2, 4, 5 |

Table 16. MPC8241 Pinout Listing (continued)



| Ref ² PLL_CI [0:4] | | 166 MHz-Part ² | | 200-MHz Part ² | | | Multipliers | | |
|----------------------------------|-------------------------------|--|--|--------------------------------|--|--|--------------------------------|-----------------------------|-----------------------------|
| | PLL_CFG [0:4] ¹ | PCI Clock Input (PCI_ SYNC_IN) Range ³ (MHz) | Peripheral Logic/ Mem Bus Clock Range (MHz) | CPU Clock Range (MHz) | PCI Clock Input (PCI_ SYNC_IN) Range ³ (MHz) | Peripheral Logic/ Mem Bus Clock Range (MHz) | CPU Clock Range (MHz) | PCI-to- Mem (Mem VCO) | Mem-to- CPU (CPU VCO) |
| 1E | 11110 ¹⁴ | Not usable | | Not usable | | | Off | Off | |
| 1F | 11111 ¹⁴ | | Not usable | | Not usable | | | Off | Off |

Notes:

- 1. PLL_CFG[0:4] settings not listed are reserved. Bits 7–4 of register offset <0xE2> contain the PLL_CFG[0:4] setting value. Note the impact of the relevant revisions for mode 7.
- 2. Range values are shown rounded down to the nearest whole number (decimal place accuracy removed) for clarity.
- 3. Limited by maximum PCI input frequency (66 MHz).
- 4. Limited by minimum CPU VCO frequency (300 MHz).
- 5. Limited by maximum CPU operating frequency.
- 6. In PLL bypass mode, the PCI_SYNC_IN input signal clocks the internal processor directly, the peripheral logic PLL is disabled, and the bus mode is set for 1:1 (PCI:Mem) mode operation. This mode is intended for hardware modeling. The AC timing specifications in this document do not apply in PLL bypass mode.
- 7. Limited by minimum CPU operating frequency (100 MHz).
- 8. Limited due to maximum memory VCO frequency (352 MHz).
- 9. In dual PLL bypass mode, the PCI_SYNC_IN input signal clocks the internal peripheral logic directly, the peripheral logic PLL is disabled, and the bus mode is set for 1:1 (PCI_SYNC_IN:Mem) mode operation. In this mode, the OSC_IN input signal clocks the internal processor directly in 1:1 (OSC_IN:CPU) mode operation, and the processor PLL is disabled. The PCI_SYNC_IN and OSC_IN input clocks must be externally synchronized. This mode is intended for hardware modeling. The AC timing specifications in this document do not apply in dual PLL bypass mode.
- 10.Limited by maximum CPU VCO frequency (704 MHz).

11.Limited by maximum system memory interface operating frequency (83 MHz @ 166 MHz CPU bus speed).

- 12.Limited by maximum system memory interface operating frequency (100 MHz @ 200 MHz CPU bus speed).
- 13.Limited by minimum memory VCO frequency (132 MHz).

14.In clock off mode, no clocking occurs inside the MPC8241, regardless of the PCI_SYNC_IN input.

| | | 2 | 266-MHz Part ⁹ | Multipliers | | |
|------------------|-----------------------------------|---|--|-----------------------------|-------------------------|-------------------------|
| Ref ² | PLL_ CFG[0:4] ^{10,11} | PCI Clock Input (PCI_SYNC_IN) Range ¹ (MHz) | Periph Logic/ Mem Bus Clock Range (MHz) | CPU Clock Range (MHz) | PCI-to-Mem (Mem VCO) | Mem-to-CPU (CPU VCO) |
| 0 | 00000 | 25–35 ⁵ | 75–105 | 188–263 | 3 (2) | 2.5 (2) |
| 1 | 00001 | 25–29 ⁵ | 75–88 | 225–264 | 3 (2) | 3 (2) |
| 2 | 00010 | 50 ¹⁵ –59 ⁵ | 50–59 | 225–266 | 1 (4) | 4.5 (2) |
| 3 | 00011 ¹² | 50 ¹⁴ –66 ¹ | 50–66 | 100–133 | 1 (Bypass) | 2 (4) |
| 4 | 00100 | 25–44 ⁴ | 50–88 | 100–176 | 2 (4) | 2 (4) |

Table 18. PLL Configurations (266-MHz Parts)



| | | 266-MHz Part ⁹ | | | Multipliers | | |
|------------------|-----------------------------------|---|--|-----------------------------|-------------------------|-------------------------|--|
| Ref ² | PLL_ CFG[0:4] ^{10,11} | PCI Clock Input (PCI_SYNC_IN) Range ¹ (MHz) | Periph Logic/ Mem Bus Clock Range (MHz) | CPU Clock Range (MHz) | PCI-to-Mem (Mem VCO) | Mem-to-CPU (CPU VCO) | |
| 6 | 00110 ¹³ | | Bypass | | Вур | bass | |
| 7 (Rev. B) | 00111 ¹² | 50 ⁶ –66 ¹ | 50–66 | 150–198 | 1 (Bypass) | 3 (2) | |
| 7 (Rev. D) | 00111 ¹⁴ | | Ν | lot Available | | | |
| 8 | 01000 | 50 ⁶ –66 ¹ | 50–66 | 150–198 | 1 (4) | 3 (2) | |
| 9 | 01001 | 38 ⁶ –66 ¹ | 76–132 | 152–264 | 2 (2) | 2 (2) | |
| A | 01010 | 25–29 ⁵ | 50–58 | 225–261 | 2 (4) | 4.5 (2) | |
| В | 01011 | 45 ³ –59 ⁵ | 68–88 | 204–264 | 1.5 (2) | 3 (2) | |
| С | 01100 | 30 ⁶ -44 ⁴ | 60–88 | 150–220 | 2 (4) | 2.5 (2) | |
| D | 01101 | 45 ³ –50 ⁵ | 68–75 | 238–263 | 1.5 (2) | 3.5 (2) | |
| E | 01110 | 25–44 ⁵ | 50–88 | 150–264 | 2 (4) | 3 (2) | |
| F | 01111 | 25 ⁵ | 75 | 263 | 3 (2) | 3.5 (2) | |
| 10 | 10000 | 25–44 ⁵ | 75–132 | 150–264 | 3 (2) | 2 (2) | |
| 11 | 10001 | 25–26 ⁵ | 100–106 | 250–266 | 4 (2) | 2.5 (2) | |
| 12 | 10010 | 50 ⁶ –66 ¹ | 75–99 | 150–198 | 1.5 (2) | 2 (2) | |
| 13 | 10011 | | Not available | | 4 (2) | 3 (2) | |
| 14 | 10100 | 25–38 ⁵ | 50–76 | 175–266 | 2 (4) | 3.5 (2) | |
| 15 | 10101 | | Not available | | 2.5 (2) | 4 (2) | |
| 16 | 10110 | 25–33 ⁵ | 50–66 | 200–264 | 2 (4) | 4 (2) | |
| 17 | 10111 | 25–33 ⁵ | 100–132 | 200–264 | 4 (2) | 2 (2) | |
| 18 | 11000 | 27 ³ –35 ⁵ | 68–88 | 204–264 | 2.5 (2) | 3 (2) | |
| 19 | 11001 | 33 ³ –53 ⁵ | 66–106 | 165–265 | 2 (2) | 2.5 (2) | |
| 1A | 11010 | 50 ¹⁸ –66 ¹ | 50–66 | 200–264 | 1 (4) | 4 (2) | |
| 1B | 11011 | 34 ³ –44 ⁵ | 68–88 | 204–264 | 2 (2) | 3 (2) | |
| 1C | 11100 | 44 ³ –59 ⁵ | 66–88 | 198–264 | 1.5 (2) | 3 (2) | |
| 1D | 11101 | 44 ³ –66 ¹ | 66–99 | 165–248 | 1.5 (2) | 2.5 (2) | |
| 1E (Rev. B) | 11110 ⁸ | | Not usable | | Off | Off | |
| 1E (Rev. D) | 11110 | 33 ³ -38 ⁵ | 66-76 | 231-266 | 2(2) | 3.5(2) | |

| Table 18. PLL Configurations | s (266-MHz Parts) | (continued) |
|------------------------------|-------------------|-------------|
|------------------------------|-------------------|-------------|



| Ref ² | PLL_ CFG[0:4] ^{10,11} | 266-MHz Part ⁹ | | | Multipliers | | |
|------------------|-----------------------------------|---|--|-----------------------------|-------------------------|-------------------------|--|
| | | PCI Clock Input (PCI_SYNC_IN) Range ¹ (MHz) | Periph Logic/ Mem Bus Clock Range (MHz) | CPU Clock Range (MHz) | PCI-to-Mem (Mem VCO) | Mem-to-CPU (CPU VCO) | |
| 1F | 11111 ⁸ | Not usable | | | Off | Off | |

Table 18. PLL Configurations (266-MHz Parts) (continued)

Notes:

- 1. Limited by maximum PCI input frequency (66 MHz).
- 2. Note the impact of the relevant revisions for modes 7 and 1E.
- 3. Limited by minimum memory VCO frequency (132 MHz).
- 4. Limited due to maximum memory VCO frequency (352 MHz).
- 5. Limited by maximum CPU operating frequency.
- 6. Limited by minimum CPU VCO frequency (300 MHz).
- 7. Limited by maximum CPU VCO frequency (704 MHz).
- 8. In clock off mode, no clocking occurs inside the MPC8241, regardless of the PCI_SYNC_IN input.
- 9. Range values are shown rounded down to the nearest whole number (decimal place accuracy removed) for clarity.
- 10.PLL_CFG[0:4] settings that are not listed are reserved.
- 11.Bits 7-4 of register offset <0xE2> contain the PLL_CFG[0:4] setting value.
- 12.In PLL bypass mode, the PCI_SYNC_IN input signal clocks the internal processor directly, the peripheral logic PLL is disabled, and the bus mode is set for 1:1 (PCI:Mem) mode operation. This mode is intended for hardware modeling. The AC timing specifications in this document do not apply in PLL bypass mode.
- 13.In dual PLL bypass mode, the PCI_SYNC_IN input signal clocks the internal peripheral logic directly, the peripheral logic PLL is disabled, and the bus mode is set for 1:1 (PCI_SYNC_IN:Mem) mode operation. In this mode, the OSC_IN input signal clocks the internal processor directly in 1:1 (OSC_IN:CPU) mode operation and the processor PLL is disabled. The PCI_SYNC_IN and OSC_IN input clocks must be externally synchronized. This mode is intended for hardware modeling. The AC timing specifications in this document do not apply in dual PLL bypass mode.
- 14.Limited by minimum CPU operating frequency (100 MHz).
- 15.Limited by minimum memory bus frequency (50 MHz).

7 System Design Information

This section provides electrical and thermal design recommendations for successful application of the MPC8241.

7.1 PLL Power Supply Filtering

The AV_{DD} and AV_{DD}2 power signals on the MPC8241 provide power to the peripheral logic/memory bus PLL and the MPC603e processor PLL. To ensure stability of the internal clocks, the power supplied to the AV_{DD} and AV_{DD}2 input signals should be filtered of any noise in the 500 kHz to 10 MHz resonant frequency range of the PLLs. Two separate circuits similar to the one shown in Figure 26 using surface mount capacitors with minimum effective series inductance (ESL) is recommended for AV_{DD} and AV_{DD}2 power signal pins. In *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), Dr. Howard Johnson recommends using multiple small capacitors of equal value instead of multiple values.



System Design Information

7.4 Pull-Up/Pull-Down Resistor Requirements

The data bus input receivers are normally turned off when no read operation is in progress; therefore, they do not require pull-up resistors on the bus. The data bus signals are: MDH[0:31], MDL[0:31], and PAR[0:7].

If the 32-bit data bus mode is selected, the input receivers of the unused data and parity bits (MDL[0:31] and PAR[4:7]) are disabled, and their outputs drive logic zeros when they would otherwise be driven. For this mode, these pins do not require pull-up resistors and should be left unconnected to minimize possible output switching.

The TEST0 pin requires a pull-up resistor of 120 Ω or less connected to GV_{DD} - OV_{DD} .

RTC should have weak pull-up resistors $(2-10 \text{ k}\Omega)$ connected to GV_{DD} - OV_{DD} and that the following signals should be pulled up to GV_{DD} - OV_{DD} with weak pull-up resistors $(2-10 \text{ k}\Omega)$: SDA, SCL, SMI, SRESET/SDMA12, TBEN/SDMA13, CHKSTOP_IN/SDMA14, TRIG_IN/RCS2, QACK/DA0, and DRDY.

The following PCI control signals should be pulled up to LV_{DD} (the clamping voltage) with weak pull-up resistors (2–10 k Ω): DEVSEL, FRAME, IRDY, LOCK, PERR, SERR, STOP, and TRDY. The resistor values may need to have stronger adjustment to reduce induced noise on specific board designs.

The following pins have internal pull-up resistors enabled at all times: $\overline{\text{REQ}}[3:0]$, $\overline{\text{REQ4}}/\text{DA4}$, TCK, TDI, TMS, and TRST. See Table 16.

The following pins have internal pull-up resistors that are enabled only while the device is in the reset state: GNT4/DA5, MDL0, FOE, RCS0, SDRAS, SDCAS, CKE, AS, MCP, MAA[0:2], and PMAA[0:2]. See Table 16.

The following pins are reset configuration pins: GNT4/DA5, MDL[0], FOE, RCS0, CKE, AS, MCP, QACK/DA0, MAA[0:2], PMAA[0:2], SDMA[1:0], MDH[16:31], and PLL_CFG[0:4]/DA[10:15]. These pins are sampled during reset to configure the device. The PLL_CFG[0:4] signals are sampled a few clocks after the negation of HRST_CPU and HRST_CTRL.

Reset configuration pins should be tied to GND by means of $1-k\Omega$ pull-down resistors to ensure that a logic zero level is read into the configuration bits during reset if the default logic-one level is not desired.

Any other unused active low input pins should be tied to a logic-one level by means of weak pull-up resistors $(2-10 \text{ k}\Omega)$ to the appropriate power supply listed in Table 16. Unused active high input pins should be tied to GND by means of weak pull-down resistors $(2-10 \text{ k}\Omega)$.

7.5 PCI Reference Voltage—LV_{DD}

The MPC8241 PCI reference voltage (LV_{DD}) pins should be connected to 3.3 ± 0.3 V power supply if interfacing the MPC8241 into a 3.3-V PCI bus system. Similarly, the LV_{DD} pins should be connected to $5.0 \text{ V} \pm 5\%$ power supply if interfacing the MPC8241 into a 5-V PCI bus system. For either reference voltage, the MPC8241 always performs 3.3-V signaling as described in the *PCI Local Bus Specification* (Rev. 2.2). The MPC8241 tolerates 5-V signals when interfaced into a 5-V PCI bus system. (See Errata No. 18 in the *MPC8245/MPC8241 Integrated Processor Chip Errata*).



8.1 Part Numbers Fully Addressed by This Document

Table 19 provides the Freescale part numbering nomenclature for the MPC8241. Note that the individual part numbers correspond to a maximum processor core frequency. For available frequencies, contact your local Freescale sales office. In addition to the processor frequency, the part numbering scheme also includes an application modifier that may specify special application conditions. Each part number also contains a revision code that refers to the die mask revision number. Read the Revision ID register at address offset 0x08 to determine the revision level.

| MPC | nnnn | L | XX | nnn | X |
|-----------------|--------------------|-----------------------------------|--|--|-------------------------|
| Product Code | Part Identifier | Process Descriptor | Package ¹ | Processor Frequency ² (MHz) | Revision Level |
| MPC | 8241 | L = Standard spec. 0° to 105°C | ZQ = thick substrate and thick mold cap PBGA (two layers) | 166, 200 1.8 V ± 100 mV | D:1.4 = Rev. ID:0x14 |
| | | | ZQ = thick substrate and thick mold cap PBGA (four layers, thermally enhanced) | 266 1.8 V ± 100 mV | |
| | | | VR = Lead-free version of package | 166, 200, 266 1.8 V ± 100 mV | |

Table 19. Part Numbering Nomenclature

Notes:

.....

1. See Section 5, "Package Description," for more information on available package types.

2. Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by hardware specifications addendums may support other maximum core frequencies.

8.2 Part Numbers Not Fully Addressed by This Document

Parts with application modifiers or revision levels not fully addressed in this specification document are described in separate hardware specifications addendums that supplement and supersede this document (see Table 20).

| Table 20. Part Numbers Addressed by MPC8241TXXPNS Series |
|--|
| (Document No. MPC8241ECSO1AD)) |

| MPC | nnnn | Т | XX | nnn | X | |
|-----------------|--------------------|--------------------|----------------------|--|-------------------|---|
| Product Code | Part Identifier | Process Descriptor | Package ¹ | Processor Frequency ² (MHz) | Revision Level | Processor Version Register Value |



Document Revision History

Table 20. Part Numbers Addressed by MPC8241TXXPNS Series (Document No. MPC8241ECS01AD))

| MPC | nnnn | т | XX | nnn | X | |
|-----|------|--|---|---------------------------------|-------------------------|------------|
| MPC | 8241 | T = Extended temperature spec. -40° to 105°C | ZQ = thick substrate and thick mold cap PBGA (two layers) | 166, 200 @ 1.8 V ± 100 mV | D:1.4 = Rev. ID:0x14 | 0x80811014 |

Notes:

1. See Section 5, "Package Description," for more information on available package types.

2. Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by hardware specifications addendums may support other maximum core frequencies.

8.3 Part Marking

Parts are marked as the example shown in Figure 32.



Notes:

MMMMM is the 5-digit mask number. ATWLYYWW is traceability code. CCCCC is the country code.

Figure 32. Part Marking for MPC8241 Device

9 Document Revision History

Table 21 provides a revision history for this hardware specification.

Table 21. Revision History Table

| Revision | Date | Substantive Change(s) |
|----------|---------|---|
| 10 | 02/2009 | In Table 16, "MPC8241 Pinout Listing," added footnote 10 to PMAA[2]. In Table 16, "MPC8241 Pinout Listing," removed footnote 12 for second listing of RCS3/TRIG_OUT. |
| 9 | 09/2007 | Completely replaced Section 4.6 with compliant I ² C specifications as with other related integrated processor devices. Section 7.6, "JTAG Configuration Signals" Reworded paragraph beginning "The arrangement shown in Figure 27" |