

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	78K/0R
Core Size	16-Bit
Speed	20MHz
Connectivity	3-Wire SIO, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	65
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f1152agc-gad-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P50/INTP1	8-R	I/O	Input: Independently connect to EVDD or EVSS via a resistor.
P51/INTP2			Output: Leave open.
P52 to P55	5-AG		
P60/SCL0	13-R		Input: Connect to EVss.
P61/SDA0			Output: Set the port output latch to 0 and leave these pins open
P62, P63	13-P		via low-level output.
P64 to P67	5-AG		Input: Independently connect to EVDD or EVSS via a resistor.
P70/KR0 to P73/KR3	8-R		Output: Leave open.
P74/KR4/INTP8 to P77/KR7/INTP11			
P90	5-AG		
P110/ANO0, P111/ANO1	12-G		Input: Independently connect to AVREF1 or AVSS via a resistor. Output: Leave open.
P120/INTP0/EXLVI	8-R		Input: Independently connect to EV <sub>DD</sub> or EV <sub>SS</sub> via a resistor. Output: Leave open.
P121/X1 <sup>Note</sup>	37-В	Input	Independently connect to VDD or Vss via a resistor.
P122/X2/EXCLK <sup>Note</sup>			
P123/XT1 <sup>Note</sup>			
P124/XT2 <sup>Note</sup>			
P130	3-C	Output	Leave open.
P140/PCLBUZ0/INTP6	8-R	I/O	Input: Independently connect to $EV_{DD}$ or $EV_{SS}$ via a resistor.
P141/PCLBUZ1/INTP7			Output: Leave open.
P142/SCK20/SCL20	5-AN		
P143/SI20/RxD2/SDA20			
P144/SO20/TxD2	5-AG		
P145/TI07/TO07	8-R		
AVREFO	_	_	Make this pin the same potential as EV <sub>DD</sub> or V <sub>DD</sub> . See <b>2.2.14 AV</b> REF0 when using P20 to P27.

# Table 2-4. Connection of Unused Pins (2/3)

Note Use recommended connection above in input port mode (see Figure 5-2 Format of Clock Operation Mode Control Register (CMC)) when these pins are not used.

Timer operation mode	Operation when TS0n = 1 is set
One-count mode	When TS0n = 0, writing 1 to TS0n bit sets the start trigger wait state. No operation is carried out from start trigger detection until count clock generation. The first count clock loads the value of TDR0n to TCR0n and the subsequent count clock performs count down operation (see <b>6.3 (6) (d) Start timing in one-</b> <b>count mode</b> ).
Capture & one-count mode	When TS0n = 0, writing 1 to TS0n bit sets the start trigger wait state. No operation is carried out from start trigger detection until count clock generation. The first count clock loads 0000H to TCR0n and the subsequent count clock performs count up operation (see <b>6.3 (6) (e) Start timing in capture &amp; one-</b> <b>count mode</b> ).

#### Table 6-4. Operations from Count Operation Enabled State to TCR0n Count Start (2/2)

#### (a) Start timing in interval timer mode

- <1> Writing 1 to TS0n sets TE0n = 1
- <2> The write data to TS0n is held until count clock generation.
- <3> TCR0n holds the initial value until count clock generation.
- <4> On generation of count clock, the "TDR0n value" is loaded to TCR0n and count starts.





Caution In the first cycle operation of count clock after writing TS0n, an error at a maximum of one clock is generated since count start delays until count clock has been generated. When the information on count start timing is necessary, an interrupt can be generated at count start by setting MD0n0 = 1.

#### (e) Start timing in capture & one-count mode

- <1> Writing 1 to TS0n sets TE0n = 1
- <2> Enters the start trigger input wait status, and TCR0n holds the initial value.
- <3> On start trigger detection, 0000H is loaded to TCR0n and count starts.

Figure 6-14. Start Timing (In Capture & One-count Mode)



- Note When the capture & one-count mode is set, the operation clock (MCK) is selected as count clock (CCS0n = 0).
- Caution An input signal sampling error is generated since operation starts upon start trigger detection (The error is one count clock when TI0n is used).



#### Figure 6-53. Example of Set Contents of Registers to Measure Input Signal High-/Low-Level Width

#### (13) Watch error correction register (SUBCUD)

This register is used to correct the watch with high accuracy when it is slow or fast by changing the value (reference value: 7FFFH) that overflows from the sub-count register (RSUBC) to the second count register. SUBCUD can be set by an 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

#### Figure 7-14. Format of Watch Error Correction Register (SUBCUD)

Address: FFF99H After reset: 00H		eset: 00H R	/W					
Symbol	7	6	5	4	3	2	1	0
SUBCUD	DEV	F6	F5	F4	F3	F2	F1	F0

DEV	Setting of watch error correction timing				
0	Corrects watch error when the second digits are at 00, 20, or 40 (every 20 seconds).				
1	Corrects watch error only when the second digits are at 00 (every 60 seconds).				
Writing to the	Writing to the SUBCUD register at the following timing is prohibited.				
When DE	• When DEV = 0 is set: For a period of SEC = 00H, 20H, 40H				

• When DEV = 1 is set: For a period of SEC = 00H

F6	Setting of watch error correction value					
0	Increases by {(F5, F4, F3, F2, F1, F0) - 1} × 2.					
1	Decreases by {(/F5, /F4, /F3, /F2, /F1, /F0) + 1} × 2.					
When (F6, F5, F4, F3, F2, F1, F0) = ( $^{*}$ , 0, 0, 0, 0, 0, $^{*}$ ), the watch error is not corrected. $^{*}$ is 0 or 1. /F5 to /F0 are the inverted values of the corresponding bits (000011 when 111100).						
Range of corr	rection value: (when F6 = 0) 2, 4, 6, 8,, 120, 122, 124					
	(when F6 = 1) -2, -4, -6, -8,, -120, -122, -124					

The range of value that can be corrected by using the watch error correction register (SUBCUD) is shown below.

	DEV = 0 (correction every 20 seconds)	DEV = 1 (correction every 60 seconds)
Correctable range	-189.2 ppm to 189.2 ppm	-63.1 ppm to 63.1 ppm
Maximum excludes	±1.53 ppm	±0.51 ppm
quantization error		
Minimum resolution	±3.05 ppm	±1.02 ppm

**Remark** Set DEV to 0 when the correction range is -63.1 ppm or less, or 63.1 ppm or more.

<R>

#### (14) Alarm minute register (ALARMWM)

This register is used to set minutes of alarm. ALARMWM can be set by an 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

# Caution Set a decimal value of 00 to 59 to this register in BCD code. If a value outside the range is set, the alarm is not detected.

#### Figure 7-15. Format of Alarm Minute Register (ALARMWM)

Address: FFF9AH After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
ALARMWM	0	WM40	WM20	WM10	WM8	WM4	WM2	WM1

#### (15) Alarm hour register (ALARMWH)

This register is used to set hours of alarm.

ALARMWH can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 12H.

However, the value of this register is 00H if the AMPM bit is set to 1 after reset.

# Caution Set a decimal value of 00 to 23, 01 to 12, or 21 to 32 to this register in BCD code. If a value outside the range is set, the alarm is not detected.

#### Figure 7-16. Format of Alarm Hour Register (ALARMWH)

Address: FFF	9BH After re	eset: 12H R	/W					
Symbol	7	6	5	4	3	2	1	0
ALARMWH	0	0	WH20	WH10	WH8	WH4	WH2	WH1

Caution Bit 5 (WH20) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected).

#### (16) Alarm week register (ALARMWW)

This register is used to set date of alarm.

ALARMWW can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

#### Figure 7-17. Format of Alarm Week Register (ALARMWW)

Address: FFF9CH After reset: 00H		eset: 00H R	/W					
Symbol	7	6	5	4	3	2	1	0
ALARMWW	0	WW6	WW5	WW4	WW3	WW2	WW1	WW0

#### (8) Controller

This circuit controls the conversion time of an input analog signal that is to be converted into a digital signal, as well as starting and stopping of the conversion operation. When A/D conversion has been completed, this controller generates INTAD.

#### (9) AVREFO pin

This pin inputs an analog power/reference voltage to the A/D converter. The signal input to ANI0 to ANI7 is converted into a digital signal, based on the voltage applied across AV<sub>REF0</sub> and AV<sub>SS</sub>. The voltage that can be supplied to AV<sub>REF0</sub> varies as follows, depending on whether P20/ANI0 to P27/ANI7 are used as digital I/Os or analog inputs.

Analog/Digital	VDD Condition	AVREFO Voltage
Using at least one pin as an analog input and using all pins not as digital I/Os	$2.3~V \leq V_{\text{DD}} \leq 5.5~V$	$2.3 \text{ V} \leq \text{AV}_{\text{REF0}} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}}$
Pins used as analog inputs and digital I/Os are	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	$2.7~V \leq AV_{\text{REF0}} \leq V_{\text{DD}} = EV_{\text{DD}}$
mixed <sup>Note</sup>	$2.3~V \leq V_{\text{DD}} < 2.7~V$	$AV_{\text{REF0}}$ has same potential as $EV_{\text{DD}}$ and $V_{\text{DD}}$
Using at least one pin as a digital I/O and using all pins	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	$2.7 \ V \leq AV_{\text{REF0}} \leq V_{\text{DD}} = EV_{\text{DD}}$
not as analog inputs <sup>№te</sup>	$1.8~V \leq V_{\text{DD}} < 2.7~V$	$AV_{\text{REF0}}$ has same potential as $EV_{\text{DD}}$ and $V_{\text{DD}}$

#### Table 10-1. AVREFO Voltage Applied to P20/ANI0 to P27/ANI7 Pins

Note AVREFO is the reference for the I/O voltage of a port to be used as a digital port.

- High-/low-level input voltage (VIH4/VIL4)
- High-/low-level output voltage (VOH2/VOL2)

#### (10) AVss pin

This is the ground potential pin of the A/D converter. Always use this pin at the same potential as that of the EVss and Vss pins even when the A/D converter is not used.

#### (11) A/D converter mode register (ADM)

This register is used to set the conversion time of the analog input signal to be converted, and to start or stop the conversion operation.

#### (12) A/D port configuration register (ADPC)

This register switches the ANI0/P20 to ANI7/P27 pins to analog input of A/D converter or digital I/O of port.

#### (13) Analog input channel specification register (ADS)

This register is used to specify the port that inputs the analog voltage to be converted into a digital signal.

#### (14) Port mode registers 2 (PM2)

This register switches the ANI0/P20 to ANI7/P27 pins to input or output.

### 11.3 Registers Used in D/A Converter

The D/A converter uses the following three registers.

- Peripheral enable register 0 (PER0)
- D/A converter mode register (DAM)
- 8-bit D/A conversion value setting registers 0, 1 (DACS0, DACS1)
- Port mode register 11 (PM11)
- Port register 11 (P11)

#### (1) Peripheral enable register 0 (PER0)

PER0 is used to enable or disable use of each peripheral hardware macro. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the D/A converter is used, be sure to set bit 6 (DACEN) of this register to 1.

PER0 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

#### Figure 11-2. Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H After reset: 00H R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	1	<0>
PER0	RTCEN	DACEN	ADCEN	IIC0EN	SAU1EN	SAU0EN	0	TAU0EN

DACEN	Control of D/A converter input clock
0	<ul><li>Stops supply of input clock.</li><li>SFR used by the D/A converter cannot be written.</li><li>The D/A converter is in the reset status.</li></ul>
1	Supplies input clock. <ul> <li>SFR used by the D/A converter can be read/written.</li> </ul>

- Cautions 1. When setting the D/A converter, be sure to set DACEN to 1 first. If DACEN = 0, writing to a control register of the D/A converter is ignored, and, even if the register is read, only the default value is read (except for port mode register 11 (PM11) and port register 11 (P11)).
  - 2. Be sure to clear bit 1 of PER0 register to 0.

#### (3) Serial mode register mn (SMRmn)

SMRmn is a register that sets an operation mode of channel n. It is also used to select an operation clock (MCK), specify whether the serial clock  $\overline{(SCK)}$  may be input or not, set a start trigger, an operation mode (CSI, UART, or I<sup>2</sup>C), and an interrupt source. This register is also used to invert the level of the receive data only in the UART mode.

Rewriting SMRmn is prohibited when the register is in operation (when SEmn = 1). However, the MDmn0 bit can be rewritten during operation.

SMRmn can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets this register to 0020H.

#### Figure 12-6. Format of Serial Mode Register mn (SMRmn) (1/2)

Address: F0110H, F0111H (SMR00) to F0116H, F0117H (SMR03), After reset: 0020H R/W

F0150H, F0151H (SMR10), F0152H, F0153H (SMR11),

F0154H, F0155H (SMR12), F0156H, F0157H (SMR13)

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMRmn	CKS	CCS	0	0	0	0	0	STS	0	SIS	1	0	0	MD	MD	MD
	mn	mn						mn		mn0				mn2	mn1	mn0

CKS mn	Selection of operation clock (MCK) of channel n					
0	Operation clock CKm0 set by SPSm register					
1	Operation clock CKm1 set by SPSm register					
Operation clock MCK is used by the edge detector. In addition, depending on the setting of the CCSmn bit and the higher 7 bits of the SDRmn register, a transfer clock (TCLK) is generated.						

CCS	Selection of transfer clock (TCLK) of channel n						
mn							
0	Divided operation clock MCK specified by CKSmn bit						
1	Clock input from SCK pin (slave transfer in CSI mode)						
Transfer clock TCLK is used for the shift register, communication controller, output controller, interrupt controller,							
and er	and error controller. When CCSmn = 0, the division ratio of MCK is set by the higher 7 bits of the SDRmn register.						

STS	Selection of start trigger source					
mn						
0	Only software trigger is valid (selected for CSI, UART transmission, and simplified I <sup>2</sup> C).					
1	Valid edge of RxD pin (selected for UART reception)					
Transf	Transfer is started when the above source is satisfied after 1 is set to the SSm register.					

#### Caution Be sure to clear bits 13 to 9, 7, 4, and 3 to "0". Be sure to set bit 5 to "1".

**Remark** m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

#### (1) Register setting

<R>

# Figure 12-62. Example of Contents of Registers for Slave Transmission/Reception of 3-Wire Serial I/O (CSI00, CSI01, CSI10, CSI20)

(a)	Serial	outpu	it regi	ster m	ı (SOr	n) S	Sets o	nly the	e bits	of the	targe	t char	nnel.			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOm	0	0	0	0	1	CKOm2 ×	CKOm1 ×	CKOm0 ×	0	0	0	0	1	SOm2 0/1	SOm1 <b>0/1</b>	SOm 0/1
(b)	Serial	outpu	ıt enal	ble rec	nister	m (SC	)Em).	Sets	s only	the b	its of	the ta	raet c	hanne	el to 1.	
()	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOEm	0	0	0	0	0	0	0	0	0	0	0	0	0	SOEm2 0/1	SOEm1 0/1	SOEr 0/1
(c)	Serial	chanr	nel sta	art reg	ister	m (SS	m)	Sets o	only th	e bits	of the	e targo	et cha	nnel t	o 1.	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3 ×	SSm2 0/1	SSm1 0/1	SSm 0/1
(d)	Serial	mode	regis	ter mr	ו (SM	Rmn)										
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMRmn	CKSmn 0/1	CCSmn 1	0	0	0	0	0	STSmn 0	0	SISmn0 0	1	0	0	MDmn2 0	MDmn1 0	MDm 0/1
	L		-								_	Interru 0: Trar	upt sou nsfer er	rces of nd inter	chann rupt	el n
												1: Buf	fer emp	oty inte	rrupt	
(e)	Serial	comm	nunica	ation o	operat	tion se	etting	regist	er mn	(SCR	mn)					
	15	14	13	12	11	10	9	8	/	6	5	4	3	2	1	0
SCRmn	TXEmn 1	RXEmn 1	DAPmn 0/1	CKPmn 0/1	0	EOCmn 0	PTCmn1 0	PTCmn0 0	DIRmn 0/1	0	SLCmn1 0	SLCmn0 0	0	DLSmn2 1	DLSmn1 1	DLSm 0/1
(f)	Serial	data r	egiste	er mn	(SDR	mn) (le	ower 8	bits:	SIOp)							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SDRmn	(baud rate setting) 0000000							0		Tra	ansmit da	ta setting	/receive of	data regis	ter	
												SI	Ор			

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2), p: CSI number (p = 00, 01, 10, 20)
□ : Setting is fixed in the CSI slave transmission/reception mode, : Setting disabled (set to the initial value)
×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)
0/1: Set to 0 or 1 depending on the usage of the user

The peripheral functions used for the LIN communication operation are as follows.

<Peripheral functions used>

- External interrupt (INTP0); Wakeup signal detection Usage: To detect an edge of the wakeup signal and the start of communication
- Channel 7 of timer array unit (TAU); Baud rate error detection
  - Usage: To detect the length of the sync field (SF) and divide it by the number of bits in order to detect an error (The interval of the edge input to RxD3 is measured in the capture mode.)
- Channels 2 and 3 (UART3) of serial array unit 1 (SAU1)

# 12.7 Operation of Simplified I<sup>2</sup>C (IIC10, IIC20) Communication

This is a clocked communication function to communicate with two or more devices by using two lines: serial clock (SCL) and serial data (SDA). This communication function is designed to execute single communication with devices such as EEPROM, flash memory, and A/D converter, and therefore, can be used only by the master and does not have a wait detection function. Make sure by using software, as well as operating the control registers, that the AC specifications of the start and stop conditions are observed.

[Data transmission/reception]

- Master transmission, master reception (only master function with a single master)
- ACK output function<sup>Note</sup> and ACK detection function
- Data length of 8 bits
  - (When an address is transmitted, the address is specified by the higher 7 bits, and the least significant bit is used for R/W control.)
- Manual generation of start condition and stop condition

[Interrupt function]

• Transfer end interrupt

[Error detection flag]

- Overrun error
- Parity error (ACK error)

#### \* [Functions not supported by simplified I<sup>2</sup>C]

- Slave transmission, slave reception
- Arbitration loss detection function
- Wait detection function
- **Note** An ACK is not output when the last data is being received by writing 0 to the SOEmn (SOEm register) bit and stopping the output of serial communication data. See **12.7.3 (2) Processing flow** for details.

Remarks 1. To use the full-function I<sup>2</sup>C bus, see CHAPTER 13 SERIAL INTERFACE IICO.

**2.** m: Unit number (m = 0, 1), n: Channel number (n = 0, 2)

The channels supporting simplified I<sup>2</sup>C (IIC10, IIC20) are channel 2 of SAU0 and channel 0 of SAU1.

Unit	Channel	Used as CSI	Used as UART	Used as Simplified I <sup>2</sup> C
0	0	CSI00	UART0	_
	1	CSI01		_
	2	CSI10	UART1	IIC10
	3	_		_
1	0	CSI20	UART2	IIC20
	1	-		-
	2	-	UART3 (supporting LIN-bus)	-
	3	_		_

Simplified I<sup>2</sup>C (IIC10, IIC20) performs the following four types of communication operations.

• Address field transmission (See **12.7.1**.)

- Data transmission (See 12.7.2.)
- Data reception (See 12.7.3.)
- Stop condition generation (See **12.7.4**.)

#### (5) IIC clock select register 0 (IICCL0)

This register is used to set the transfer clock for the l<sup>2</sup>C bus.

IICCL0 can be set by a 1-bit or 8-bit memory manipulation instruction. However, the CLD0 and DAD0 bits are read-only. The SMC0, CL01, and CL00 bits are set in combination with bit 0 (CLX0) of IIC function expansion register 0 (IICX0) (see **13.5.4 Transfer clock setting method**).

Set IICCL0 while bit 7 (IICE0) of IIC control register 0 (IICC0) is 0.

Reset signal generation clears this register to 00H.

#### Figure 13-9. Format of IIC Clock Select Register 0 (IICCL0)

Address: FF	F54H	After reset: 00	DH R/W	Note				
Symbol	7	6	<5>	<4>	<3>	<2>	1	0
IICCL0	0	0	CLD0	DAD0	SMC0	DFC0	CL01	CL00

CLD0	Detection of SCL0 pin level (valid only when IICE0 = 1)					
0	The SCL0 pin was detected at low level.					
1	The SCL0 pin was detected at high level.					
Condition f	or clearing (CLD0 = 0)	Condition for setting (CLD0 = 1)				
<ul><li>When the</li><li>When IIC</li><li>Reset</li></ul>	e SCL0 pin is at low level E0 = 0 (operation stop)	When the SCL0 pin is at high level				

DAD0	Detection of SDA0 pin level (valid only when $IICE0 = 1$ )					
0	The SDA0 pin was detected at low level.					
1	The SDA0 pin was detected at high level.					
Condition for	or clearing (DAD0 = 0)	Condition for setting (DAD0 = 1)				
<ul><li>When the</li><li>When IIC</li><li>Reset</li></ul>	SDA0 pin is at low level E0 = 0 (operation stop)	When the SDA0 pin is at high level				

SMC0	Operation mode switching
0	Operates in standard mode.
1	Operates in fast mode.

DFC0	Digital filter operation control				
0	Digital filter off.				
1	Digital filter on.				
Digital filter can be used only in fast mode.					

In fast mode, the transfer clock does not vary regardless of DFC0 bit set (1)/clear (0).

The digital filter is used for noise elimination in fast mode.

**Note** Bits 4 and 5 are read-only.

Remark IICE0: Bit 7 of IIC control register 0 (IICC0)

#### Operation example 2: When used as interrupt

Interrupt requests may be generated frequently. Take the following action.

#### <Action>

Confirm that "supply voltage (V<sub>DD</sub>)  $\geq$  detection voltage (V<sub>LVI</sub>)" when detecting the falling edge of V<sub>DD</sub>, or "supply voltage (V<sub>DD</sub>) < detection voltage (V<sub>LVI</sub>)" when detecting the rising edge of V<sub>DD</sub>, in the servicing routine of the LVI interrupt by using bit 0 (LVIF) of the low-voltage detection register (LVIM). Clear bit 1 (LVIIF) of interrupt request flag register 0L (IF0L) to 0.

For a system with a long supply voltage fluctuation period near the LVI detection voltage, take the above action after waiting for the supply voltage fluctuation time.

- **Remark** If bit 2 (LVISEL) of the low voltage detection register (LVIM) is set to "1", the meanings of the above words change as follows.
  - Supply voltage (V<sub>DD</sub>)  $\rightarrow$  Input voltage from external input pin (EXLVI)
  - Detection voltage (VLVI)  $\rightarrow$  Detection voltage (VEXLVI = 1.21 V)
- (2) Delay from the time LVI reset source is generated until the time LVI reset has been generated or released There is some delay from the time supply voltage (VDD) < LVI detection voltage (VLVI) until the time LVI reset has been generated.

In the same way, there is also some delay from the time LVI detection voltage ( $V_{LVI}$ )  $\leq$  supply voltage ( $V_{DD}$ ) until the time LVI reset has been released (see **Figure 21-12**).

See the timing in Figure 20-2 (2) When LVI is ON upon power application (option byte: LVIOFF = 0) for the reset processing time until the normal operation is entered after the LVI reset is released.



#### Figure 21-12. Delay from the time LVI reset source is generated until the time LVI reset has been generated or released

<2>: Detection delay time (200 µs (MAX.))

### CHAPTER 27 INSTRUCTION SET

This chapter lists the instructions in the 78K0R microcontroller instruction set. For details of each operation and operation code, refer to the separate document **78K0R Microcontrollers Instructions User's Manual (U17792E)**.

**Remark** The shaded parts of the tables in **Table 27-5 Operation List** indicate the operation or instruction format that is newly added for the 78K0R microcontrollers.

Standard Products

#### **Recommended Oscillator Constants**

### (1) X1 oscillation: Ceramic resonator (AMPH = 0, RMC = 00H, T<sub>A</sub> = -40 to +85°C)

Manufacturer	Part Number	SMD/ Lead	Frequency (MHz)	Recommended Circuit Constants		Oscillation Voltage Range	
				C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)
Murata Manufacturing Co., Ltd.	CSTCC2M00G56-R0	SMD	2.0	Internal (47)	Internal (47)	1.8	5.5
	CSTCR4M00G55-R0	SMD	4.0	Internal (39)	Internal (39)	1.8	
	CSTLS4M00G56-B0	Lead		Internal (47)	Internal (47)	1.8	
	CSTCR4M19G55-R0	SMD	4.194	Internal (39)	Internal (39)	1.8	
	CSTLS4M19G56-B0	Lead		Internal (47)	Internal (47)	1.8	
	CSTCR4M91G55-R0	SMD	4.915	Internal (39)	Internal (39)	1.8	
	CSTLS4M91G53-B0	Lead		Internal (15)	Internal (15)	1.8	
	CSTLS4M91G56-B0			Internal (47)	Internal (47)	2.1	
	CSTCR5M00G53-R0	SMD	5.0	Internal (15)	Internal (15)	1.8	
	CSTCR5M00G55-R0			Internal (39)	Internal (39)	1.8	
	CSTLS5M00G53-B0	Lead		Internal (15)	Internal (15)	1.8	
	CSTLS5M00G56-B0			Internal (47)	Internal (47)	2.1	
	CSTCR6M00G53-R0	SMD	6.0	Internal (15)	Internal (15)	1.8	
	CSTCR6M00G55-R0			Internal (39)	Internal (39)	1.9	
	CSTLS6M00G53-B0	Lead		Internal (15)	Internal (15)	1.8	
	CSTLS6M00G56-B0			Internal (47)	Internal (47)	2.2	
	CSTCE8M00G52-R0	SMD	8.0	Internal (10)	Internal (10)	1.8	
	CSTCE8M00G55-R0			Internal (33)	Internal (33)	1.9	
	CSTLS8M00G53-B0	Lead		Internal (15)	Internal (15)	1.8	
	CSTLS8M00G56-B0			Internal (47)	Internal (47)	2.4	
	CSTCE8M38G52-R0	SMD	8.388	Internal (10)	Internal (10)	1.8	
	CSTCE8M38G55-R0			Internal (33)	Internal (33)	1.9	
	CSTLS8M38G53-B0	Lead		Internal (15)	Internal (15)	1.8	
	CSTLS8M38G56-B0			Internal (47)	Internal (47)	2.4	
	CSTCE10M0G52-R0	SMD	10.0	Internal (10)	Internal (10)	1.8	
	CSTCE10M0G55-R0			Internal (33)	Internal (33)	2.1	
	CSTLS10M0G53-B0	Lead		Internal (15)	Internal (15)	1.8	
TOKO, Inc.	DCRHTC(P)2.00LL	Lead	2.0	Internal (30)	Internal (30)	1.8	5.5
	DCRHTC(P)4.00LL		4.0	Internal (30)	Internal (30)		
	DECRHTC4.00	SMD	4.0	Internal (15)	Internal (15)		
	DCRHYC(P)8.00A	Lead	8.0	Internal (22)	Internal (22)		

Caution The oscillator constants shown above are reference values based on evaluation in a specific environment by the resonator manufacturer. If it is necessary to optimize the oscillator characteristics in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit.

<R>

When doing so, check the conditions for using the AMPH bit, RMC register, and whether to enter or exit the STOP mode.

The oscillation voltage and oscillation frequency only indicate the oscillator characteristic. Use the 78K0R/KF3 so that the internal operation conditions are within the specifications of the DC and AC characteristics.

Standard Products

## (1) Basic operation (4/6)

Minimum instruction execution time during main system clock operation (FSEL = 0, RMC = 5AH)



Remarks 1. FSEL: Bit 0 of the operation speed mode control register (OSMC) RMC: Regulator mode control register

2. The entire voltage range is 5 MHz (MAX.) when RMC is set to 5AH.

# (2) Serial interface: Serial array unit (11/18)

(TA = -40 to +85°C, 2.7 V  $\leq$  VDD = EVDD  $\leq$  5.5 V, Vss = EVss = AVss = 0 V)

# <R> (f) During Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkcy1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$	400 Note 1			ns
		$C_b=30 \text{ pF},  \text{R}_b=1.4  \text{k}\Omega$				
		$2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} < 2.7 \ V,$	800 Note 1			ns
		$C_{\rm b}=30~pF,~R_{\rm b}=2.7~k\Omega$				
SCKp high-level width	tкнı	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$	tксү1/2 – 75			ns
		$C_{\rm b}=30~pF,~R_{\rm b}=1.4~k\Omega$				
		$2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} < 2.7 \ V,$	tксү1/2 –			ns
		$C_b=30~pF,~R_b=2.7~k\Omega$	170			
SCKp low-level width	tĸ∟1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$	tксү1/2 – 20			ns
		$C_{b}=30 \text{ pF},  \text{R}_{b}=1.4  \text{k}\Omega$				
		$2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} < 2.7 \ V,$	tксү1/2 – 35			ns
		$C_{b}=30 \text{ pF}, \text{ R}_{b}=2.7 \text{ k}\Omega$				
SIp_setup time	tsıkı	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$	150			ns
(to SCKp↑) <sup>Note 2</sup>		$C_b=30 \text{ pF},  \text{R}_b=1.4  \text{k}\Omega$				
		$2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} < 2.7 \ V,$	275			ns
		$C_b=30~pF,~R_b=2.7~k\Omega$				
Slp hold time (from SCKp↑) <sup>Note 2</sup>	tksii	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$	30			ns
		$C_b=30 \text{ pF},  \text{R}_b=1.4  \text{k}\Omega$				
		$2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} < 2.7 \ V,$	30			ns
		$C_b=30 \text{ pF},  \text{R}_b=2.7  \text{k}\Omega$				
Delay time from SCKp↓ to SOp output <sup>Note 2</sup>	tkso1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$			120	ns
		$C_b = 30 \text{ pF},  \text{R}_b = 1.4  \text{k}\Omega$				
		$2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} < 2.7 \ V,$			215	ns
		$C_b = 30 \text{ pF},  \text{R}_b = 2.7  \text{k}\Omega$				

**Notes 1.** The value must also be 4/fclk or more.

**2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

# Caution Select the TTL input buffer for SIp and the N-ch open drain output (VDD tolerance) mode for SOp and SCKp by using the PIMg and POMg registers.

**Remarks 1.** p: CSI number (p = 01, 10, 20), g: PIM and POM number (g = 0, 4, 14)

- **2.** m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2)
- R<sub>b</sub>[Ω]:Communication line (SCKp, SOp) pull-up resistance, C<sub>b</sub>[F]: Communication line (SCKp, SOp) load capacitance, V<sub>b</sub>[V]: Communication line voltage
- **4.** V<sub>IH</sub> and V<sub>IL</sub> below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.

 $4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V;~V_{\text{H}} = 2.2~V,~V_{\text{IL}} = 0.8~V$ 

 $2.7~V \leq V_{\text{DD}} \leq 4.0~V,~2.3~V \leq V_{\text{b}} \leq 2.7~V;~V_{\text{IH}} = 2.0~V,~V_{\text{IL}} = 0.5~V$ 

5. CSI00 cannot communicate at different potential. Use CSI01, CSI10, and CSI20 for communication at different potential.

(A) Grade Products

(2) Serial interface: Serial array unit (7/18)

(TA = -40 to +85°C, 2.7 V  $\leq$  VDD = EVDD  $\leq$  5.5 V, Vss = EVss = AVss = 0 V)

(e) During Communication at different potential (2.5 V, 3 V) (UART mode) (dedicated baud rate generator output) (1/2)

Parameter	Symbol	Conditions				TYP.	MAX.	Unit
Transfer rate		reception	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,$				fмск/6	bps
			$2.7~V \leq V_{b} \leq 4.0~V$	fclк = 20 MHz, fмcк = fclк			3.3	Mbps
			$2.7~V \leq V_{\text{DD}} < 4.0~V,$				fмск/6	bps
			$2.3~V \leq V_{b} \leq 2.7~V$	fclк = 20 MHz, fмcк = fclк			3.3	Mbps

# Caution Select the TTL input buffer for RxDq and the N-ch open drain output (VDD tolerance) mode for TxDq by using the PIMg and POMg registers.

**Remarks 1.** q: UART number (q = 1, 2), g: PIM and POM number (g = 0, 14)

- fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of the SMRmn register. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3))
- **3.** V<sub>IH</sub> and V<sub>IL</sub> below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in UART mode.

 $4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V;~V\text{ih}$  = 2.2 V, ViL = 0.8 V

 $2.7~V \leq V_{\text{DD}} \leq 4.0~V,~2.3~V \leq V_{\text{b}} \leq 2.7~V;~V\text{ih}$  = 2.0 V, ViL = 0.5 V

4. UART0 and UART3 cannot communicate at different potential. Use UART1 and UART2 for communication at different potential.

## (4) Serial interface: On-chip debug (UART)

(TA = -40 to +85°C, 1.8 V  $\leq$  VDD = EVDD  $\leq$  5.5 V, Vss = EVss = AVss = 0 V)

### (a) On-chip debug (UART)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate			fськ/2 <sup>12</sup>		fс∟к/6	bps
		Flash memory programming mode			2.66	Mbps
TOOL1 output frequency	ftool1	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			10	MHz
		$1.8~V \leq V_{\text{DD}} < 2.7~V$			2.5	MHz