

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	78K/0R
Core Size	16-Bit
Speed	20MHz
Connectivity	3-Wire SIO, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	65
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	· · · · · · · · · · · · · · · · · · ·
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f1153agc-gad-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

(g) SCK20

This is a serial clock I/O pin of serial interface CSI20.

(h) TxD2

This is a serial data output pin of serial interface UART2.

(i) RxD2

This is a serial data input pin of serial interface UART2.

(j) SDA20

This is a serial data I/O pin of serial interface for simplified I²C.

(k) SCL20

This is a serial clock I/O pin of serial interface for simplified I²C.

2.2.14 AVREFO

This is the A/D converter reference voltage input pin and the positive power supply pin of P20 to P27, and A/D converter.

The voltage that can be supplied to AVREFO varies as follows, depending on whether P20/ANI0 to P27/ANI7 are used as digital I/Os or analog inputs.

Analog/Digital	VDD Condition	AV _{REF0} Voltage
Using at least one pin as an analog input and using all pins not as digital I/Os	$2.3~V \le V_{\text{DD}} \le 5.5~V$	$2.3~V \leq AV_{\text{REF0}} \leq V_{\text{DD}} = EV_{\text{DD}}$
Pins used as analog inputs and digital I/Os are	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	$2.7 \text{ V} \leq AV_{\text{REF0}} \leq V_{\text{DD}} = EV_{\text{DD}}$
mixed ^{Note}	$2.3 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$	AV_{REF0} has same potential as $EV_{\text{DD}},$ and V_{DD}
Using at least one pin as a digital I/O and using all pins	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	$2.7 \text{ V} \leq AV_{\text{REF0}} \leq V_{\text{DD}} = EV_{\text{DD}}$
not as analog inputs ^{™ote}	$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$	AV_{REF0} has same potential as $EV_{\text{DD}},$ and V_{DD}

Table 2-2. AVREFO Voltage Applied to P20/ANIO to P27/ANI7 Pins

Note AVREFO is the reference for the I/O voltage of a port to be used as a digital port.

- High-/low-level input voltage (VIH4/VIL4)
- High-/low-level output voltage (VOH2/VOL2)

3.2.3 ES and CS registers

The ES register is used for data access and the CS register is used to specify the higher address when a branch instruction is executed.

The default value of the ES register after reset is 0FH, and that of the CS register is 00H.

	7	6	5	4	3	2	1	0
ES	0	0	0	0	ES3	ES2	ES1	ES0
	_		-					
	7	6	5	4	3	2	1	0
CS	0	0	0	0	CS3	CP2	CP1	CP0

Figure 3-17. Configuration of ES and CS Registers

Function Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0.	Input port	TI00
P01		7-bit I/O port.		ТО00
P02		Input of P03 and P04 can be set to 11L input buffer.		SO10/TxD1
P03		$(V_{DD} \text{ tolerance}).$		SI10/RxD1/SDA10
P04		Input/output can be specified in 1-bit units.		SCK10/SCL10
P05		Use of an on-chip pull-up resistor can be specified by a		TI05/TO05
P06		Soltware Setting.		TI06/TO06
P10	I/O	Port 1.	Input port	SCK00
P11		8-bit I/O port.		SI00/RxD0
P12		Use of an on-chip pull-up resistor can be specified by a		SO00/TxD0
P13		software setting.		TxD3
P14				RxD3
P15				RTCDIV/RTCCL
P16				TI01/TO01/INTP5
P17				TI02/TO02
P20 to P27	I/O	Port 2. 8-bit I/O port. Input/output can be specified in 1-bit units.	Digital input port	ANI0 to ANI7
P30	I/O	Port 3. 2-bit I/O port.	Input port	RTC1HZ/INTP3
P31		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		TI03/TO03/INTP4
P40 ^{Note}	I/O	Port 4.	Input port	TOOL0
P41		8-bit I/O port.		TOOL1
P42		Input of P43 and P44 can be set to TTL input buffer. Output of P43 and P45 can be set to N-ch open-drain output		TI04/TO04
P43		$(V_{DD} \text{ tolerance}).$		SCK01
P44		Input/output can be specified in 1-bit units.		SI01
P45		Use of an on-chip pull-up resistor can be specified by a		SO01
P46		Software Setting.		—
P47				_
P50	I/O	Port 5.	Input port	INTP1
P51		6-bit I/O port.		INTP2
P52		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a		_
P53		software setting.		_
P54				_
P55				_

Table 4-2. Port Fu	nctions (1/2)
--------------------	---------------

Note If on-chip debugging is enabled by using an option byte, be sure to pull up the P40/TOOL0 pin externally (see Caution in 2.2.5 P40 to P47 (port 4)).

Figure 4-35. Block Diagram of P144



- P14: Port register 14
- PU14: Pull-up resistor option register 14
- PM14: Port mode register 14
- POM14: Port output mode register 14
- RD: Read signal
- WR××: Write signal

(e) Start timing in capture & one-count mode

- <1> Writing 1 to TS0n sets TE0n = 1
- <2> Enters the start trigger input wait status, and TCR0n holds the initial value.
- <3> On start trigger detection, 0000H is loaded to TCR0n and count starts.

Figure 6-14. Start Timing (In Capture & One-count Mode)



- Note When the capture & one-count mode is set, the operation clock (MCK) is selected as count clock (CCS0n = 0).
- Caution An input signal sampling error is generated since operation starts upon start trigger detection (The error is one count clock when TI0n is used).

		Software Operation	Hardware Status
	TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
		Sets the TAU0EN bit of the PER0 register to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
		Sets the TPS0 register. Determines clock frequencies of CK00 and CK01.	
	Channel default setting	Sets the TMR0n register (determines operation mode of channel). Sets the TIS0n bit to 1 (fsub/4) when fsub/4 is selected as the count clock.	Channel stops operating. (Clock is supplied and some power is consumed.)
		To use the TOOn output Clears the TOMOn bit of the TOMO register to 0 (toggle mode). Clears the TOLOn bit to 0. Sets the TOOn bit and determines default level of the TOOn output.	The TO0n pin goes into Hi-Z output state. The TO0n default setting level is output when the port mode register is in the output mode and the port register is 0.
		Sets TOE0n to 1 and enables operation of TO0n. —— Clears the port register and port mode register to 0.——	TO0n does not change because channel stops operating. The TO0n pin outputs the TO0n set level.
•	Operation start	Sets TOE0n to 1 (only when operation is resumed). Sets the TS0n bit to 1. The TS0n bit automatically returns to 0 because it is a trigger bit.	TE0n = 1, and count operation starts. Value of TDR0n is loaded to TCR0n at the count clock input. INTTM0n is generated and TO0n performs toggle operation if the MD0n0 bit of the TMR0n register is 1.
	During operation	Set values of the TMR0n register, TOM0n, and TOL0n bits cannot be changed. Set value of the TDR0n register can be changed. The TCR0n register can always be read. The TSR0n register is not used. Set values of the TO0 and TOE0 registers can be changed.	Counter (TCR0n) counts down. When count value reaches 0000H, the value of TDR0n is loaded to TCR0n again and the count operation is continued. By detecting TCR0n = 0000H, INTTM0n is generated and TO0n performs toggle operation. After that, the above operation is repeated.
	Operation stop	The TT0n bit is set to 1. The TT0n bit automatically returns to 0 because it is a trigger bit.	TE0n = 0, and count operation stops. TCR0n holds count value and stops. The TO0n output is not initialized but holds current status.
_		TOE0n is cleared to 0 and value is set to TO0n bit.	The TO0n pin outputs the TO0n set level.
	TAU stop	To hold the TO0n pin output level Clears TO0n bit to 0 after the value to be held is set to the port register. When holding the TO0n pin output level is not necessary Switches the port mode register to input mode.	The TO0n pin output level is held by port function. The TO0n pin output level goes into Hi-Z output state.
		The TAU0EN bit of the PER0 register is cleared to 0. ——	Power-off status All circuits are initialized and SFR of each channel is also initialized. (The TO0n bit is cleared to 0 and the TO0n pin is set to port mode.)

Figure 6-38. Operation Procedure of Interval Timer/Square Wave Output Function

Remark n = 0 to 7

Operation is resumed.

6.7.3 Operation as frequency divider (channel 0 only)

The timer array unit can be used as a frequency divider that divides a clock input to the TI00 pin and outputs the result from TO00.

The divided clock frequency output from TO00 can be calculated by the following expression.

- When rising edge/falling edge is selected:
- Divided clock frequency = Input clock frequency/{(Set value of TDR00 + 1) × 2}
- When both edges are selected:
- Divided clock frequency \cong Input clock frequency/(Set value of TDR00 + 1)

TCR00 operates as a down counter in the interval timer mode.

After the channel start trigger bit (TS00) is set to 1, TCR00 loads the value of TDR00 when the TI00 valid edge is detected. If MD000 of TMR00 = 0 at this time, INTTM00 is not output and TO00 is not toggled. If MD000 of TMR00 = 1, INTTM00 is output and TO00 is toggled.

After that, TCR00 counts down at the valid edge of TI00. When TCR00 = 0000H, it toggles TO00. At the same time, TCR00 loads the value of TDR00 again, and continues counting.

If detection of both the edges of TI00 is selected, the duty factor error of the input clock affects the divided clock period of the TO00 output.

The period of the TO00 output clock includes a sampling error of one period of the operation clock.

Clock period of TO00 output = Ideal TO00 output clock period \pm Operation clock period (error)

TDR00 can be rewritten at any time. The new value of TDR00 becomes valid during the next count period.





	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of the PER0 register to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets the TPS0 register. Determines clock frequencies of CK00 and CK01.	
Channel default setting	Sets the TMR00 register (determines operation mode of channel). Sets interval (period) value to the TDR00 register.	Channel stops operating. (Clock is supplied and some power is consumed.)
	Clears the TOM00 bit of the TOM0 register to 0 (toggle mode). Clears the TOL00 bit to 0. Sets the TO00 bit and determines default level of the TO00 output. Sets TOE00 to 1 and enables operation of TO00. Clears the port register and port mode register to 0.	The TO00 pin goes into Hi-Z output state. The TO00 default setting level is output when the port mode register is in output mode and the port register is 0. TO00 does not change because channel stops operating. The TO00 pin outputs the TO00 set level.
Operation start	Sets the TOE00 to 1 (only when operation is resumed). Sets the TS00 bit to 1. The TS00 bit automatically returns to 0 because it is a trigger bit.	TE00 = 1, and count operation starts. Value of TDR00 is loaded to TCR00 at the count clock input. INTTM00 is generated and TO00 performs toggle operation if the MD000 bit of the TMR00 register is 1.
During operation	Set value of the TDR00 register can be changed. The TCR00 register can always be read. The TSR00 register is not used. Set values of TO0 and TOE0 registers can be changed. Set values of the TMR00 register, TOM00, and TOL00 bits cannot be changed.	Counter (TCR00) counts down. When count value reaches 0000H, the value of TDR00 is loaded to TCR00 again, and the count operation is continued. By detecting TCR00 = 0000H, INTTM00 is generated and TO00 performs toggle operation. After that, the above operation is repeated.
Operation stop	The TT00 bit is set to 1. The TT00 bit automatically returns to 0 because it is a trigger bit. TOE00 is cleared to 0 and value is set to the TO00 bit.	TE00 = 0, and count operation stops. TCR00 holds count value and stops. The TO00 output is not initialized but holds current status.
TAU stop	To hold the TO00 pin output level Clears TO00 bit to 0 after the value to be held is set to the port register. When holding the TO00 pin output level is not necessary Switches the port mode register to input mode.	The TO00 pin output level is held by port function.
	The TAU0EN bit of the PER0 register is cleared to 0.	Power-off status All circuits are initialized and SFR of each channel is also initialized. (The TO00 bit is cleared to 0 and the TO00 pin is set to port mode).

Operation is resumed.

Figure 6-46. Operation Procedure When Frequency Divider Function Is Used



Figure 7-1. Block Diagram of Real-Time Counter

(7) Minute count register (MIN)

<R>

<R>

The MIN register is an 8-bit register that takes a value of 0 to 59 (decimal) and indicates the count value of minutes.

It counts up when the second counter overflows.

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks (32.768 kHz) later. Even if the second count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 00 to 59 to this register in BCD code. If a value outside the range is set, the register value returns to the normal value after 1 period.

MIN can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-8. Format of Minute Count Register (MIN)

Address: FFF93H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
MIN	0	MIN40	MIN20	MIN10	MIN8	MIN4	MIN2	MIN1

(8) Hour count register (HOUR)

The HOUR register is an 8-bit register that takes a value of 00 to 23 or 01 to 12, 21 to 32 (decimal) and indicates the count value of hours.

It counts up when the minute counter overflows.

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks (32.768 kHz) later. Even if the minute count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Specify a decimal value of 00 to 23, 01 to 12, or 21 to 32 by using BCD code according to the time system specified using bit 3 (AMPM) of real-time counter control register 0 (RTCC0).

If the AMPM bit value is changed, the values of the HOUR register change according to the specified time system.

If a value outside the range is set, the register value returns to the normal value after 1 period.

HOUR can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 12H.

However, the value of this register is 00H if the AMPM bit is set to 1 after reset.

Figure 7-9. Format of Hour Count Register (HOUR)

Address: FFF94H After reset: 12H R/W

Symbol	7	6	5	4	3	2	1	0
HOUR	0	0	HOUR20	HOUR10	HOUR8	HOUR4	HOUR2	HOUR1

Caution Bit 5 (HOUR20) of HOUR indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected).

(13) Watch error correction register (SUBCUD)

This register is used to correct the watch with high accuracy when it is slow or fast by changing the value (reference value: 7FFFH) that overflows from the sub-count register (RSUBC) to the second count register. SUBCUD can be set by an 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

Figure 7-14. Format of Watch Error Correction Register (SUBCUD)

Address: FFF	99H After re	eset: 00H R	/W					
Symbol	7	6	5	4	3	2	1	0
SUBCUD	DEV	F6	F5	F4	F3	F2	F1	F0

DEV	Setting of watch error correction timing			
0	Corrects watch error when the second digits are at 00, 20, or 40 (every 20 seconds).			
1	Corrects watch error only when the second digits are at 00 (every 60 seconds).			
Writing to the	Writing to the SUBCUD register at the following timing is prohibited.			
• When DEV = 0 is set: For a period of SEC = 00H, 20H, 40H				

• When DEV = 1 is set: For a period of SEC = 00H

F6	Setting of watch error correction value			
0	Increases by {(F5, F4, F3, F2, F1, F0) − 1} × 2.			
1	Decreases by {(/F5, /F4, /F3, /F2, /F1, /F0) + 1} × 2.			
When (F6, F5 /F5 to /F0 are	When (F6, F5, F4, F3, F2, F1, F0) = (* , 0, 0, 0, 0, 0, *), the watch error is not corrected. * is 0 or 1. /F5 to /F0 are the inverted values of the corresponding bits (000011 when 111100).			
Range of corr	rection value: (when F6 = 0) 2, 4, 6, 8,, 120, 122, 124			
	(when F6 = 1) -2, -4, -6, -8,, -120, -122, -124			

The range of value that can be corrected by using the watch error correction register (SUBCUD) is shown below.

	DEV = 0 (correction every 20 seconds)	DEV = 1 (correction every 60 seconds)		
Correctable range	-189.2 ppm to 189.2 ppm	-63.1 ppm to 63.1 ppm		
Maximum excludes	±1.53 ppm	±0.51 ppm		
quantization error				
Minimum resolution	±3.05 ppm	±1.02 ppm		

Remark Set DEV to 0 when the correction range is -63.1 ppm or less, or 63.1 ppm or more.

<R>

Figure 12-59. Procedure for Resuming Slave Reception

	Starting setting for resumption	
(Essential)	Manipulating target for communication	Stop until
(Essential)	Port manipulation	Disa chan port
(Selective)	Changing setting of SPSm register	Char ratio
(Selective)	Changing setting of SMRmn register	Char SMR
(Selective)	Changing setting of SCRmn register	Char SCR
(Selective)	Clearing error flag	Clea PEF
(Essential)	Port manipulation	Enat by se
(Essential)	Writing to SSm register	Set t
(Essential)	Starting communication	Wait

Stop the target for communication or wait until the target completes its operation.

Disable clock output of the target channel by setting a port register and a port mode register.

Change the setting if an incorrect division ratio of the operation clock is set.

Change the setting if the setting of the SMRmn register is incorrect.

Change the setting if the setting of the SCRmn register is incorrect.

Cleared by using SIRmn register if FEF, PEF, or OVF flag remains set.

Enable clock output of the target channel by setting a port register and a port mode register.

Set the SSmn bit of the target channel to 1 to set SEmn = 1.

Wait for a clock from the master.

(3) SO latch

The SO latch is used to retain the SDA0 pin's output level.

(4) Wakeup controller

This circuit generates an interrupt request (INTIIC0) when the address received by this register matches the address value set to slave address register 0 (SVA0) or when an extension code is received.

(5) Prescaler

This selects the sampling clock to be used.

(6) Serial clock counter

This counter counts the serial clocks that are output or input during transmit/receive operations and is used to verify that 8-bit data was transmitted or received.

(7) Interrupt request signal generator

This circuit controls the generation of interrupt request signals (INTIIC0).

An I²C interrupt request is generated by the following two triggers.

- Falling edge of eighth or ninth clock of the serial clock (set by WTIM0 bit)
- · Interrupt request generated when a stop condition is detected (set by SPIE0 bit)

Remark WTIM0 bit: Bit 3 of IIC control register 0 (IICC0) SPIE0 bit: Bit 4 of IIC control register 0 (IICC0)

(8) Serial clock controller

In master mode, this circuit generates the clock output via the SCL0 pin from a sampling clock.

(9) Serial clock wait controller

This circuit controls the wait timing.

(10) ACK generator, stop condition detector, start condition detector, and ACK detector These circuits generate and detect each status.

(11) Data hold time correction circuit

This circuit generates the hold time for data corresponding to the falling edge of the serial clock.

(12) Start condition generator

This circuit generates a start condition when the STT0 bit is set to 1. However, in the communication reservation disabled status (IICRSV bit = 1), when the bus is not released (IICBSY bit = 1), start condition requests are ignored and the STCF bit is set to 1.

(13) Stop condition generator

This circuit generates a stop condition when the SPT0 bit is set to 1.

13.4 I²C Bus Mode Functions

13.4.1 Pin configuration

The serial clock pin (SCL0) and serial data bus pin (SDA0) are configured as follows.

- (1) SCL0...... This pin is used for serial clock input and output.
 - This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.
- (2) SDA0 This pin is used for serial data input and output.
 This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.

Since outputs from the serial clock line and the serial data bus line are N-ch open-drain outputs, an external pull-up resistor is required.



Figure 13-12. Pin Configuration Diagram



(3) Stop condition



Notes 1. To cancel a wait state, write "FFH" to IIC0 or set WREL0.

- 2. Write data to IIC0, not setting WREL0, in order to cancel a wait state during slave transmission.
- 3. If a wait state during slave transmission is canceled by setting WREL0, TRC0 will be cleared.

16.4.4 Interrupt request hold

There are instructions where, even if an interrupt request is issued while the instruction are being executed, interrupt request acknowledgment is held pending until the end of execution of the next instruction. These instructions (interrupt request hold instructions) are listed below.

- MOV PSW, #byte
- MOV PSW, A
- MOV1 PSW. bit, CY
- SET1 PSW. bit
- CLR1 PSW. bit
- RETB
- RETI
- POP PSW
- BTCLR PSW. bit, \$addr20
- <R>
- EIDI
- SKC
- SKNC
- SKZ
- SKNZ
- <R> SKH
- <R> SKNH
 - Manipulation instructions for the IFOL, IFOH, IF1L, IF1H, IF2L, IF2H, MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, and PR12H registers.
 - Caution The BRK instruction is not one of the above-listed interrupt request hold instructions. However, the software interrupt activated by executing the BRK instruction causes the IE flag to be cleared. Therefore, even if a maskable interrupt request is generated during execution of the BRK instruction, the interrupt request is not acknowledged.

Figure 16-11 shows the timing at which interrupt requests are held pending.

CPU processing	Instruction N	Instruction M	PSW and PC saved, jump to interrupt servicing	Interrupt servicing program
xx/E	Γ			
~~!!				

Figure 16-11. Interrupt Request Hold

Remarks 1. Instruction N: Interrupt request hold instruction

- 2. Instruction M: Instruction other than interrupt request hold instruction
- 3. The xxPR (priority level) values do not affect the operation of xxIF (interrupt request).

- (2) When detecting level of input voltage from external input pin (EXLVI)
 - When starting operation
 - <1> Mask the LVI interrupt (LVIMK = 1).
 - <2> Set bit 2 (LVISEL) of the low-voltage detection register (LVIM) to 1 (detects level of input voltage from external input pin (EXLVI)).
 - <3> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
 - <4> Use software to wait for the following periods of time (Total 410 μ s).
 - Operation stabilization time (10 µs (MAX.))
 - Minimum pulse width (200 µs (MIN.))
 - Detection delay time (200 µs (MAX.))
 - <5> Wait until it is checked that (input voltage from external input pin (EXLVI) ≥ detection voltage (VEXLVI = 1.21 V (TYP.))) by bit 0 (LVIF) of LVIM.
 - <6> Set bit 1 (LVIMD) of LVIM to 1 (generates reset signal when the level is detected).

Figure 21-7 shows the timing of the internal reset signal generated by the low-voltage detector. The numbers in this timing chart correspond to <1> to <6> above.

- Cautions 1. <1> must always be executed. When LVIMK = 0, an interrupt may occur immediately after the processing in <3>.
 - 2. If input voltage from external input pin (EXLVI) ≥ detection voltage (V_{EXLVI} = 1.21 V (TYP.)) when LVIMD is set to 1, an internal reset signal is not generated.
 - 3. Input voltage from external input pin (EXLVI) must be EXLVI < VDD.
- When stopping operation

Either of the following procedures must be executed.

- When using 8-bit memory manipulation instruction: Write 00H to LVIM.
- When using 1-bit memory manipulation instruction: Clear LVIMD to 0 and then LVION to 0.

24.2 Programming Environment

The environment required for writing a program to the flash memory of the 78K0R/KF3 is illustrated below.



Figure 24-2. Environment for Writing Program to Flash Memory

A host machine that controls the dedicated flash memory programmer is necessary.

To interface between the dedicated flash memory programmer and the 78K0R/KF3, the TOOL0 pin is used for manipulation such as writing and erasing via a dedicated single-line UART. To write the flash memory off-board, a dedicated program adapter (FA series) is necessary.

24.3 Communication Mode

Communication between the dedicated flash memory programmer and the 78K0R/KF3 is established by serial communication using the TOOL0 pin via a dedicated single-line UART of the 78K0R/KF3.

Transfer rate: 115,200 bps to 1,000,000 bps







2. Connect SI/RxD or SO/TxD when using QB-MINI2.

The dedicated flash memory programmer generates the following signals for the 78K0R/KF3. See the manual of PG-FP4, FL-PR4, PG-FP5, FL-PR5, or MINICUBE2 for details.

(A) Grade Products

<R> X1 Oscillator Characteristics

$(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	V _{SS} X1 X2	X1 clock oscillation frequency (fx) ^{Note}	$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ $1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$	2.0		20.0	MHz
Crystal resonator		X1 clock oscillation frequency (fx) ^{Note}	$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ $1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$	2.0		20.0 5.0	MHz

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

- Cautions 1. When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - 2. Since the CPU is started by the internal high-speed oscillation clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

(A) Grade Products

(4) X1 oscillation: Crystal resonator (AMPH = 1, RMC = 00H, $T_A = -40$ to +85°C)

Manufacturer	Part Number	SMD/ Lead	Frequency (MHz)	Recommended Circuit Constants		Oscillation V	oltage Range
				C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)
KYOCERA	HC49SFWB16000D0PPTZZ	Lead	16.0	10	10	1.8	5.5
KINSEKI	CX49GFWB16000D0PPTZZ						
Co., Ltd.	CX1255GB16000D0PPTZZ	SMD					
	CX8045GB16000D0PPTZZ						
	CX5032GB16000D0PPTZZ						
	CX5032SB16000D0PPTZZ						
	CX3225GB16000D0PPTZZ						
	CX3225SB16000D0PPTZZ						
	CX2520SB16000D0PPTZZ						
	HC49SFWB20000D0PPTZZ	Lead	20.0	10	10	2.3	
	CX49GFWB20000D0PPTZZ						
	CX1255GB20000D0PPTZZ	SMD					
	CX8045GB20000D0PPTZZ						
	CX5032GB20000D0PPTZZ						
	CX5032SB20000D0PPTZZ						
	CX3225GB20000D0PPTZZ						
	CX3225SB20000D0PPTZZ						
	CX2520SB20000D0PPTZZ						
	CX2016SB20000D0PPTZZ						

Caution The oscillator constants shown above are reference values based on evaluation in a specific environment by the resonator manufacturer. If it is necessary to optimize the oscillator characteristics in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit.

When doing so, check the conditions for using the AMPH bit, RMC register, and whether to enter or exit the STOP mode.

The oscillation voltage and oscillation frequency only indicate the oscillator characteristic. Use the 78K0R/KF3 so that the internal operation conditions are within the specifications of the DC and AC characteristics.