

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	78K/0R
Core Size	16-Bit
Speed	20MHz
Connectivity	3-Wire SIO, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	65
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	6К х 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f1153agk-gak-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



User's Manual

78K0R/KF3

16-bit Single-Chip Microcontrollers

μPD78F1152, 78F1152A, 78F1152A(A) μPD78F1153, 78F1153A, 78F1153A(A) μPD78F1154, 78F1154A, 78F1154A(A) μPD78F1155, 78F1155A, 78F1155A(A) μPD78F1156, 78F1156A, 78F1156A(A)

Document No. U17893EJ8V0UD00 (8th edition) Date Published September 2009 NS

© NEC Electronics Corporation 2006 Printed in Japan

1.3 Applications

- O Home appliances
 - Laser printer motors
 - Clothes washers
 - Air conditioners
 - Refrigerators
- O Home audio systems
- O Digital cameras, digital video cameras

1.4 Ordering Information

• Flash memory version (lead-free products)

Part Number	Package	Quality Grade
μPD78F1152GC-GAD-AX	80-pin plastic LQFP (14 $ imes$ 14)	Standard
μPD78F1152AGC-GAD-AX	80-pin plastic LQFP (14 $ imes$ 14)	Standard
μPD78F1153GC-GAD-AX	80-pin plastic LQFP (14 $ imes$ 14)	Standard
μPD78F1153AGC-GAD-AX	80-pin plastic LQFP (14 \times 14)	Standard
μPD78F1154GC-GAD-AX	80-pin plastic LQFP (14×14)	Standard
μPD78F1154AGC-GAD-AX	80-pin plastic LQFP (14×14)	Standard
μPD78F1155GC-GAD-AX	80-pin plastic LQFP (14 \times 14)	Standard
μPD78F1155AGC-GAD-AX	80-pin plastic LQFP (14×14)	Standard
μPD78F1156GC-GAD-AX	80-pin plastic LQFP (14×14)	Standard
μPD78F1156AGC-GAD-AX	80-pin plastic LQFP (14×14)	Standard
μPD78F1152AGC(A)-GAD-AX	80-pin plastic LQFP (14 \times 14)	Special
μPD78F1153AGC(A)-GAD-AX	80-pin plastic LQFP (14×14)	Special
μPD78F1154AGC(A)-GAD-AX	80-pin plastic LQFP (14×14)	Special
μPD78F1155AGC(A)-GAD-AX	80-pin plastic LQFP (14 \times 14)	Special
μPD78F1156AGC(A)-GAD-AX	80-pin plastic LQFP (14 \times 14)	Special
μ PD78F1152GK-GAK-AX	80-pin plastic LQFP (fine pitch) (12×12)	Standard
μ PD78F1152AGK-GAK-AX	80-pin plastic LQFP (fine pitch) (12 \times 12)	Standard
μ PD78F1153GK-GAK-AX	80-pin plastic LQFP (fine pitch) (12×12)	Standard
μ PD78F1153AGK-GAK-AX	80-pin plastic LQFP (fine pitch) (12×12)	Standard
μ PD78F1154GK-GAK-AX	80-pin plastic LQFP (fine pitch) (12 \times 12)	Standard
μ PD78F1154AGK-GAK-AX	80-pin plastic LQFP (fine pitch) (12 \times 12)	Standard
μ PD78F1155GK-GAK-AX	80-pin plastic LQFP (fine pitch) (12 \times 12)	Standard
μ PD78F1155AGK-GAK-AX	80-pin plastic LQFP (fine pitch) (12 \times 12)	Standard
μ PD78F1156GK-GAK-AX	80-pin plastic LQFP (fine pitch) (12×12)	Standard
μ PD78F1156AGK-GAK-AX	80-pin plastic LQFP (fine pitch) (12 \times 12)	Standard
μ PD78F1152AGK(A)-GAK-AX	80-pin plastic LQFP (fine pitch) (12×12)	Special
μ PD78F1153AGK(A)-GAK-AX	80-pin plastic LQFP (fine pitch) (12 \times 12)	Special
μ PD78F1154AGK(A)-GAK-AX	80-pin plastic LQFP (fine pitch) (12 \times 12)	Special
μ PD78F1155AGK(A)-GAK-AX	80-pin plastic LQFP (fine pitch) (12 \times 12)	Special
μ PD78F1156AGK(A)-GAK-AX	80-pin plastic LQFP (fine pitch) (12 \times 12)	Special

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Electronics Corporation to know the specification of the quality grade on the device and its recommended applications.

(2) Non-port functions (2/3)

Function Name	I/O	Function	After Reset	Alternate Function
SCL0	I/O	Clock input/output for I ² C	Input port	P60
SCL10	I/O	Clock input/output for simplified I ² C	Input port	P04/SCK10
SCL20	I/O	Clock input/output for simplified I ² C	Input port	P142/SCK20
SDA0	I/O	Serial data I/O for I ² C	Input port	P61
SDA10		Serial data I/O for simplified I ² C	Input port	P03/SI10/RxD1
SDA20		Serial data I/O for simplified I ² C	Input port	P143/SI20/RxD2
SI00	Input	Serial data input to CSI00, CSI01, CSI10, and CSI20	Input port	P11/RxD0
SI01				P44
SI10				P03/RxD1/SDA10
SI20				P143/RxD2/SDA20
SO00	Output	Serial data output from CSI00, CSI01, CSI10, and CSI20	Input port	P12/TxD0
SO01				P45
SO10				P02/TxD1
SO20				P144/TxD2
TI00	Input	External count clock input to 16-bit timer 00	Input port	P00
TI01		External count clock input to 16-bit timer 01		P16/TO01/INTP5
TI02		External count clock input to 16-bit timer 02		P17/TO02
TI03		External count clock input to 16-bit timer 03		P31/TO03/INTP4
TI04		External count clock input to 16-bit timer 04		P42/TO04
TI05		External count clock input to 16-bit timer 05		P05/TO05
TI06		External count clock input to 16-bit timer 06		P06/TO06
TI07		External count clock input to 16-bit timer 07		P145/TO07
ТО00	Output	16-bit timer 00 output	Input port	P01
TO01		16-bit timer 01 output		P16/TI01/INTP5
TO02		16-bit timer 02 output		P17/TI02
TO03		16-bit timer 03 output		P31/TI03/INTP4
TO04		16-bit timer 04 output		P42/TI04
TO05		16-bit timer 05 output		P05/TI05
TO06		16-bit timer 06 output		P06/TI06
TO07		16-bit timer 07 output		P145/TI07
TxD0	Output	Serial data output from UART0	Input port	P12/SO00
TxD1	Output	Serial data output from UART1	Input port	P02/SO10
TxD2	Output	Serial data output from UART2	Input port	P144/SO20
TxD3	Output	Serial data output from UART3	Input port	P13
X1	_	Resonator connection for main system clock	Input port	P121
X2	_		Input port	P122/EXCLK
EXCLK	Input	External clock input for main system clock	Input port	P122/X2
XT1	_	Resonator connection for subsystem clock	Input port	P123
XT2	_		Input port	P124

Figure 3-35. Example of ES:[HL + byte], ES:[DE + byte]



Figure 3-36. Example of ES:word[B], ES:word[C]



Figure 3-37. Example of ES:word[BC]



Figure 6-37. Example of Set Contents of Registers During Operation as Interval Timer/Square Wave Output (2/3)

(2) When fsub/4 is selected as count clock



Remarks 1. n = 0 to 7, k = 0, 1

2. fsub: Subsystem clock oscillation frequency

A/D Converter Mode Register (ADM)			Conversion Time Selection		Conversion Clock			
FR2	FR1	FR0	LV1	LV0		fclк = 2 MHz	fclk = 5 MHz	(fad)
0	0	0	0	1	480/f ськ	Setting prohibited	Setting prohibited	fc∟к/12
0	0	1	0	1	320/f ськ]	64.0 <i>µ</i> s	fclk/8
0	1	0	0	1	240/fclк	1	48.0 <i>µ</i> s	fclk/6
0	1	1	0	1	160/fclк		32.0 µs	fс∟к/4
1	0	0	0	1	120/fclк	60.0 <i>μ</i> s	24.0 µs ^{Note 1}	fclк/3
1	0	1	0	1	80/fclк	40.0 <i>μ</i> s	16.0 μs ^{Note 2}	fс∟к/2
1	1	1	0	1	40/fclk	20.0 µs ^{Note 2}	Setting prohibited	fclk
Other than above				Setting prohibited				

(2) $2.3 V \le AV_{REF0} \le 5.5 V$

Notes 1. This can be set only when 2.7 V \leq AV_{REF0} \leq 5.5 V.

2. This can be set only when 4.0 V \leq AV_{REF0} \leq 5.5 V.

Cautions 1. Set the conversion times with the following conditions.

- 4.0 V \leq AV_{REF0} \leq 5.5 V: fad = 0.6 to 3.6 MHz
- 2.7 V \leq AV_{REF0} < 4.0 V: fad = 0.6 to 1.8 MHz
- 2.3 V \leq AV_{REF0} < 2.7 V: fad = 0.6 to 1.44 MHz
- 2. When rewriting FR2 to FR0, LV1, and LV0 to other than the same data, stop A/D conversion once (ADCS = 0) beforehand.
- 3. Change LV1 and LV0 from the default value, when 2.3 V \leq AV_{REF0} < 2.7 V.
- 4. The above conversion time does not include clock frequency errors. Select conversion time, taking clock frequency errors into consideration.

Remark fclk: CPU/peripheral hardware clock frequency



Figure 12-96. Flowchart of Address Field Transmission

Figure 13-6. Format of IIC Control Register 0 (IICC0) (1/4)

Address: FFF52H After reset: 00H R/W Symbol <7> <6> <5> <4> <3> <2> <1> <0> IICC0 WREL0 IICE0 LREL0 SPIE0 WTIM0 ACKE0 STT0 SPT0

IICE0	l ² C	I ² C operation enable		
0	Stop operation. Reset IIC status register 0 (IICS0) ^{Note 1} . Stop internal operation.			
1	1 Enable operation.			
Be sure to s	Be sure to set this bit (1) while the SCL0 and SDA0 lines are at high level.			
Condition for	or clearing (IICE0 = 0)	Condition for setting (IICE0 = 1)		
Cleared by instruction		Set by instruction		
 Reset 				

LREL0 ^{Note 2}	Exit fro	om communications				
0	Normal operation					
1	This exits from the current communications and sets standby mode. This setting is automatically clearedto 0 after being executed.Its uses include cases in which a locally irrelevant extension code has been received.The SCL0 and SDA0 lines are set to high impedance.The following flags of IIC control register 0 (IICC0) and IIC status register 0 (IICS0) are cleared to 0.• STT0• SPT0• MSTS0• EXC0• COI0• TRC0• ACKD0• STD0					
The standb conditions a • After a sto • An addres	 The standby mode following exit from communications remains in effect until the following communications entry conditions are met. After a stop condition is detected, restart is in master mode. An address match or extension code reception occurs after the start condition. 					
Condition for clearing (LREL0 = 0) Condition for setting (LREL0 = 1)						
AutomaticReset	ally cleared after execution	Set by instruction				

WREL0 ^{Note 2}	Wait cancellation					
0	Do not cancel wait					
1	Cancel wait. This setting is automatically cleared after wait is canceled.					
When WRE 1), the SDA	When WREL0 is set (wait canceled) during the wait period at the ninth clock pulse in the transmission status (TRC0 = 1), the SDA0 line goes into the high impedance state (TRC0 = 0).					
Condition for	r clearing (WREL0 = 0)	Condition for setting (WREL0 = 1)				
Automatically cleared after executionReset		Set by instruction				

- **Notes 1.** The IICS0 register, the STCF and IICBSY bits of the IICF0 register, and the CLD0 and DAD0 bits of the IICCL0 register are reset.
 - 2. The signal of this bit is invalid while IICE0 is 0.
- Caution The start condition is detected immediately after I²C is enabled to operate (IICE0 = 1) while the SCL0 line is at high level and the SDA0 line is at low level. Immediately after enabling I²C to operate (IICE0 = 1), set LREL0 (1) by using a 1-bit memory manipulation instruction.

- (c) Start ~ Code ~ Data ~ Start ~ Code ~ Data ~ Stop
 - (i) When WTIM0 = 0 (after restart, extension code reception)



(ii) When WTIM0 = 1 (after restart, extension code reception)



16.4 Interrupt Servicing Operations

16.4.1 Maskable interrupt acknowledgment

A maskable interrupt becomes acknowledgeable when the interrupt request flag is set to 1 and the mask (MK) flag corresponding to that interrupt request is cleared to 0. A vectored interrupt request is acknowledged if interrupts are in the interrupt enabled state (when the IE flag is set to 1). However, a low-priority interrupt request is not acknowledged during servicing of a higher priority interrupt request.

The times from generation of a maskable interrupt request until vectored interrupt servicing is performed are listed in Table 16-4 below.

For the interrupt request acknowledgment timing, see Figures 16-8 and 16-9.

Table 16-4.	Time from	Generation	of Maskable	Interrupt	Until	Servicing

	Minimum Time	Maximum Time ^{Note}	
Servicing time	9 clocks	14 clocks	

Note If an interrupt request is generated just before the RET instruction, the wait time becomes longer.

Remark 1 clock: 1/fclk (fclk: CPU clock)

If two or more maskable interrupt requests are generated simultaneously, the request with a higher priority level specified in the priority specification flag is acknowledged first. If two or more interrupts requests have the same priority level, the request with the highest default priority is acknowledged first.

An interrupt request that is held pending is acknowledged when it becomes acknowledgeable.

Figure 16-7 shows the interrupt request acknowledgment algorithm.

If a maskable interrupt request is acknowledged, the contents are saved into the stacks in the order of PSW, then PC, the IE flag is reset (0), and the contents of the priority specification flag corresponding to the acknowledged interrupt are transferred to the ISP1 and ISP0 flags. The vector table data determined for each interrupt request is the loaded into the PC and branched.

Restoring from an interrupt is possible by using the RETI instruction.

(2) STOP mode release



Figure 18-5. Operation Timing When STOP Mode Is Released (Release by Unmasked Interrupt Request)

- **Notes 1.** When the oscillation stabilization time set by OSTS is equal to or shorter than 61 μ s, the HALT status is retained to a maximum of "61 μ s + wait time."
 - 2. The wait time is as follows:
 - When vectored interrupt servicing is carried out: 10 to 12 clocks
 - When vectored interrupt servicing is not carried out: 5 or 6 clocks
- Remark fex: External main system clock frequency
 - fin: Internal high-speed oscillation clock frequency
 - fclk: CPU/peripheral hardware clock frequency

The STOP mode can be released by the following two sources.

Pin Configuration	n of Dedicated	I Flash Memory Programmer	Pin Name	Pin No.
Signal Name	I/O	Pin Function		
SI/RxD ^{Notes 1, 2}	Input	Receive signal	TOOL0/P40	9
SO/TxD ^{Note 2}	Output	Transmit signal		
SCK	Output	Transfer clock	-	-
CLK	Output	Clock output	-	_
/RESET	Output	Reset signal	RESET	10
FLMD0	Output	Mode signal	FLMD0	13
VDD	I/O	VDD voltage generation/	V _{DD}	19
		power monitoring	EVDD	20
			AVREFO	59
			AV _{REF1}	56
GND	-	Ground	Vss	17
			EVss	18
			AVss	60

Table 24-1.	Wiring Between	78K0R/KF3 and	Dedicated F	- lash Memory	Programmer

Notes 1. This pin is not required to be connected when using PG-FP5 or FL-PR5.

2. Connect SI/RxD or SO/TxD when using QB-MINI2.

Standard Products

DC Characteristics (8/12)

(TA = -40 to +85°C, 1.8 V \leq VDD = EVDD \leq 5.5 V, 1.8 V \leq AVREF0 \leq VDD, 1.8 V \leq AVREF1 \leq VDD, Vss = EVss = AVss = 0 V)

Parameter	Symbol		C	Conditions		MIN.	TYP.	MAX.	Unit
Supply	DD1 Note 1	Operating	$f_{MX} = 20 \text{ MHz}^{Note 2},$		Square wave input		7.0	12.2	mA
current		mode	$V_{DD} = 5.0 V$	$V_{DD} = 5.0 V$ $f_{MX} = 20 MHz^{Note 2},$ $V_{DD} = 3.0 V$ $f_{MX} = 10 MHz^{Notes 2, 3},$			7.3	12.5	mA
			$f_{MX} = 20 \text{ MHz}^{Note 2},$				7.0	12.2	mA
			$V_{DD} = 3.0 V$				7.3	12.5	mA
			$f_{MX} = 10 \text{ MHz}^{Notes 2, 3}$				3.8	6.2	mA
			$V_{DD} = 5.0 V$		Resonator connection		3.9	6.3	mA
			$f_{MX} = 10 \text{ MHz}^{Notes 2, 3}$	$f_{MX} = 10 \text{ MHz}^{Notes 2, 3},$			3.8	6.2	mA
			V _{DD} = 3.0 V		Resonator connection		3.9	6.3	mA
			$f_{MX} = 5 \text{ MHz}^{Notes 2, 3}$, Normal current	Square wave input		2.1	3.0	mA	
			$V_{DD} = 3.0 V$	V _{DD} = 3.0 V mode	Resonator connection		2.2	3.1	mA
				Low consumption	Square wave input		1.5	2.1	mA
				current mode ^{Note 4}	Resonator connection		1.5	2.1	mA
			$f_{MX} = 5 \text{ MHz}^{\text{Notes 2, 3}},$	Normal current	Square wave input		1.4	2.1	mA
			$V_{DD} = 2.0 V$	mode	Resonator connection		1.4	2.1	mA
	Low con current r		Low consumption	Square wave input		1.4	2.0	mA	
				current mode ^{Note 4}	Resonator connection		1.4	2.0	mA
			$f_{IH} = 8 \text{ MHz}^{Note 5}$		$V_{DD} = 5.0 V$		3.1	5.0	mA
					$V_{DD} = 3.0 V$		3.1	5.0	mA

- **Notes 1.** Total current flowing into V_{DD}, EV_{DD}, AV_{REF0}, and AV_{REF1}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, LVI circuit, I/O port, and on-chip pull-up/pull-down resistors.
 - 2. When internal high-speed oscillator and subsystem clock are stopped.
 - When AMPH (bit 0 of clock operation mode control register (CMC)) = 0 and FSEL (bit 0 of operation speed mode control register (OSMC)) = 0.
 - 4. When the RMC register is set to 5AH.

<R>

- 5. When high-speed system clock and subsystem clock are stopped. When FSEL (bit 0 of operation speed mode control register (OSMC)) = 0 is set.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - fiн: Internal high-speed oscillation clock frequency
 - 2. For details on the normal current mode and low consumption current mode according to the regulator output voltage, refer to CHAPTER 22 REGULATOR.
 - 3. Temperature condition of the TYP. value is $T_A = 25^{\circ}C$

(A) Grade Products

DC Characteristics (4/12)

(TA = -40 to +85°C, 1.8 V \leq VDD = EVDD \leq 5.5 V,	1.8 $V \leq AV_{REF0} \leq V_{DD}$	1.8 $V \leq AV_{REF1} \leq V_{DD}$,	Vss = EVss
= AVss = 0 V)			

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, low	nput voltage, VIL1 P01, P02, P12, P13, P15, P41, P45, P52 to P55, ow P64 to P67, P90, P121 to P124, P144		0		0.3Vdd	V	
	VIL2	P00, P03 to P06, P10, P11, P14, P16, P17, P30, P31, P40, P42 to P44, P46, P47, P50, P51, P70 to P77, P120, P140 to P143, P145, EXCLK, RESET	Normal input buffer	0		0.2Vdd	V
	VIL3	P03, P04, P43, P44, P142, P143	TTL input buffer 4.0 V \leq V _{DD} \leq 5.5 V	0		0.8	V
			TTL input buffer $2.7~V \leq V_{\text{DD}} < 4.0~V$	0		0.5	V
			TTL input buffer $1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$	0		0.2	V
	VIL4	P20 to P27	$2.7 \text{ V} \leq \text{AV}_{\text{REF0}} \leq \text{V}_{\text{DD}}$ $\text{AV}_{\text{REF0}} = \text{V}_{\text{DD}} < 2.7 \text{ V}$	0		0.3AVREFO	V
	VIL5	P110, P111	$2.7 \text{ V} \leq AV_{\text{REF1}} \leq V_{\text{DD}}$ $AV_{\text{REF1}} = V_{\text{DD}} < 2.7 \text{ V}$	0		0.3AVref1	V
	VIL6	P60 to P63		0		0.3VDD	V
	VIL7	FLMD0 ^{Note}		0		0.1VDD	V

- **Note** When disabling writing of the flash memory, connect the FLMD0 pin processing directly to Vss, and maintain a voltage less than 0.1VDD.
- Caution For P122/EXCLK, the value of V_I and V_I differs according to the input port mode or external clock mode.

Make sure to satisfy the DC characteristics of EXCLK in external clock input mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

QB-MINI2	This is a flash memory programmer dedicated to microcontrollers with on-chip flash
On-chip debug emulator with	memory. It is available also as on-chip debug emulator which serves to debug hardware
programming function	and software when developing application systems using the 78K0R.
	The QB-MINI2 is supplied with a USB interface cable and connection cables (10-pin
	cable and 16-pin cable), and the 78K0-OCD board. To use 78K0R/KF3, use USB
	interface cable and 16-pin connection cable.

A.4.2 When using on-chip debug emulator with programming function QB-MINI2

Remark Download the software for operating the QB-MINI2 from the download site for MINICUBE2 (http://www.necel.com/micro/en/development/asia/minicube2/minicube2.html).

A.5 Debugging Tools (Hardware)

A.5.1 When using in-circuit emulator QB-78K0RKX3

QB-78K0RKX3 In-circuit emulator	This in-circuit emulator serves to debug hardware and software when developing application systems using the 78K0R/Kx3. It supports to the integrated debugger (ID78K0R-QB). This emulator should be used in combination with a power supply unit and emulation probe, and the USB is used to connect this emulator to the host machine.
QB-144-CA-01 Check pin adapter	This check pin adapter is used in waveform monitoring using the oscilloscope, etc.
QB-144-EP-02S Emulation probe	This emulation probe is flexible type and used to connect the in-circuit emulator and target system.
QB-80GC-EA-06T, QB-80GK-EA-06T Exchange adapter	 This exchange adapter is used to perform pin conversion from the in-circuit emulator to target connector. QB-80GC-EA-06T: 80-pin plastic LQFP (GC-GAD type) QB-80GK-EA-06T: 80-pin plastic LQFP (GK-GAK type)
QB-80GC-YS-01T,	This space adapter is used to adjust the height between the target system and in-circuit emulator.
QB-80GK-YS-01T	• QB-80GC-YS-01T: 80-pin plastic LQFP (GC-GAD type)
Space adapter	• QB-80GK-YS-01T: 80-pin plastic LQFP (GK-GAK type)
QB-80GC-YQ-01T,	This YQ connector is used to connect the target connector and exchange adapter.
QB-80GK-YQ-01T	• QB-80GC-YQ-01T: 80-pin plastic LQFP (GC-GAD type)
YQ connector	• QB-80GK-YQ-01T: 80-pin plastic LQFP (GK-GAK type)
QB-80GC-HQ-01T,	This mount adapter is used to mount the target device with socket.
QB-80GK-HQ-01T	• QB-80GC-HQ-01T: 80-pin plastic LQFP (GC-GAD type)
Mount adapter	• QB-80GK-HQ-01T: 80-pin plastic LQFP (GK-GAK type)
QB-80GC-NQ-01T,	This target connector is used to mount on the target system.
QB-80GK-NQ-01T	• QB-80GC-NQ-01T: 80-pin plastic LQFP (GC-GAD type)
Target connector	• QB-80GK-NQ-01T: 80-pin plastic LQFP (GK-GAK type)

- **Remarks 1.** The QB-78K0RKX3 is supplied with a power supply unit and USB interface cable. As control software, integrated debugger ID78K0R-QB and on-chip debug emulator with programming function QB-MINI2 are supplied.
 - 2. The packed contents differ depending on the part number, as follows.

Packed Contents	In-Circuit Emulator	Emulation Probe	Exchange Adapter	YQ Connector	Target Connector
Part Number					
QB-78K0RKX3-ZZZ	QB-78K0RKX3	None			
QB-78K0RKX3-T80GC		QB-144-EP-02S	QB-80GC-EA-06T	QB-80GC-YQ-01T	QB-80GC-NQ-01T
QB-78K0RKX3-T80GK			QB-80GK-EA-06T	QB-80GK-YQ-01T	QB-80GK-NQ-01T

					(10/:	34)
	ы	Function	Details of	Cautions	Pag	je
oter	cati		Function			
Chap	ssifi					
	Cla					
9	ŧ	Operation of	Input pulse	The TIOn pin input is sampled using the operating clock selected with the CKSOn bit	n 244	
oter	ŝ	timer array	interval	of the TMR0n register, so an error egual to the number of operating clocks occurs.	p.2-1-1	
hap		unit as	measurement			
0		independent	Input signal	The TIOn pin input is sampled using the operating clock selected with the CKSOn bit	p.248	П
		channel	high-/low-level	of the TMR0n register, so an error equal to the number of operating clocks occurs.		_
			width			
			measurement			
		Operation	PWM function	To rewrite both TDR0n of the master channel and TDR0m of the slave channel, a	p.252	
		of plural		write access is necessary two times. The timing at which the values of TDR0n and		
		channels of		TDR0m are loaded to TCR0n and TRC0m is upon occurrence of INTTM0n of the		
		timer array		master channel. Thus, when rewriting is performed split before and after occurrence		
		unit		of INTTM0n of the master channel, the TO0m pin cannot output the expected		
				waveform. To rewrite both TDR0n of the master and TDR0m of the slave, therefore,		
				be sure to write both the registers immediately after INTTM0n is generated from the		
				master channel.		
			One-shot pulse	The timing of loading of TDR0n of the master channel is different from that of TDR0m	p.259	
			output function	of the slave channel. If IDR0n and IDR0m are rewritten during operation, therefore,		
				an illegal waveform is output. Rewrite the TDRUn after INTTMON is generated and the		
			Multiple DW/M	I DRom after IN I I worm is generated.	~ 000	_
				To rewrite both TDRon of the master channel and TDRop of the slave channel 1, write	p.266	Ц
				access is necessary at least twice. Since the values of TDROIT and TDROP are		
				rewriting is performed separately before and after deparation of INTTMOn from the		
				master channel the TOOn pin cannot output the expected waveform. To rewrite both		
				TDR0n of the master and TDR0p of the slave, be sure to rewrite both the registers		
				immediately after INTTM0n is generated from the master channel. (This applies also		
				to TDR0q of the slave channel 2.)		
r 7	oft	Real-time	PER0:	When using the real-time counter, first set RTCEN to 1, while oscillation of the	p.276	
pte	S	counter	Peripheral	subsystem clock (fsub) is stable. If RTCEN = 0, writing to a control register of the real-		
Cha			enable register 0	time counter is ignored, and, even if the register is read, only the default value is read.		
-				Be sure to clear bit 1 of the PER0 register to 0.	p.276	
			RTCC0: Real-	If RCLOE0 and RCLOE1 are changed when RTCE = 1, glitches may occur in the	p.277	
			time counter	32.768 kHz and 1 Hz output signals.		
			control register 0			
			RTCC1: Real-	The RIFG and WAFG flags may be cleared when the RTCC1 register is written by	p.279	
			time counter	using a 1-bit manipulation instruction. Use, therefore, an 8-bit manipulation instruction		
			control register 1	in order to write to the RTCC1 register. To prevent the RIFG and WAFG flags from		
				being cleared during writing, disable writing by setting "1" to the corresponding bit.		
				used the PTCC1 register may be written by using a 1 bit manipulation instruction		
			PTCC2: Pool	Change ICT2 ICT1 and ICT0 when PINTE = 0	n 290	
			time counter		p.200	Ц
			control register 2	When the output from BTCDIV pin is stopped, the output continues after a maximum	n 280	
1			E Stregiotor E	of two clocks of f_{xx} and enters the low level. While 512 Hz is output, and when the	p.200	
1				output is stopped immediately after entering the high level, a pulse of at least one		
1				clock width of fxT may be generated.		
				After the real-time counter starts operating, the output width of the RTCDIV pin may	p.280	
				be shorter than as set during the first interval period.		

					(13/3	34)
	ч	Function	Details of	Cautions	Pag	е
ter	catio		Function			
hap	ssifi					
0	Clas					
	, t	A /D	A/D a survey in a			-
r 10	Sof	A/D	A/D conversion	Set the conversion times with the following conditions.	p.318	П
apte		converter	time selection	• 4.0 V \leq AVREF0 \leq 5.5 V: TAD = 0.6 to 3.6 MHZ		
Cha			$(2.3 V \le AV_{REF0} \le 5.5)$	• 2.7 V \leq AVREFO < 4.0 V: TAD = 0.6 to 1.8 MHZ		
			5.5 V)	• 2.3 V \leq AVREFO < 2.7 V: TAD = 0.6 TO 1.44 MHZ		1
				when rewriting FR2 to FR0, LV1, and LV0 to other than the same data, stop A/D	p.318	П
				conversion once (ADCS = 0) beforenand.	- 010	1
				Change LV1 and LV0 from the default value, when $2.3 \text{ V} \le \text{AV}_{\text{REF0}} < 2.7 \text{ V}$.	p.318	
				The above conversion time does not include clock frequency errors. Select	p.318	П
				conversion time, taking clock frequency errors into consideration.		_
			ADCR: 10-bit	When writing to the A/D converter mode register (ADM), analog input channel	p.320	
			A/D conversion	specification register (ADS), and A/D port configuration register (ADPC), the contents		
			result register	of ADCR may become undefined. Read the conversion result following conversion		
				completion before writing to ADM, ADS, and ADPC. Using timing other than the		
				above may cause an incorrect conversion result to be read.		_
			ADCRH: 8-bit	When writing to the A/D converter mode register (ADM), analog input channel	p.320	П
			A/D conversion	specification register (ADS), and A/D port configuration register (ADPC), the contents		
			result register	of ADCRH may become undefined. Read the conversion result following conversion		
				completion before writing to ADM, ADS, and ADPC. Using timing other than the		
				above may cause an incorrect conversion result to be read.	001	_
	ADS: Analog Be sure to clear bits 3 to 6 to "0".		p.321			
	Input channel Set a channel to be used for A/D conversion in the input mode by using port mo		p.321	П		
			specification	registers 2 (PM2).		1
				Do not set the pin that is set by ADPC as digital I/O by ADS.	p.321	
			ADPC: A/D port	Set a channel to be used for A/D conversion in the input mode by using port mode	p.322	П
			configuration			-
			register	Do not set the pin that is set by ADPC as digital I/O by ADS.	p.322	
				When all pins of ANI0/P20 to ANI7/P27 are used as digital I/O (D), ADPC4 to ADPC0	p.322	П
				can be set by either 01000 or 10000.		-
				P20/ANIO to P27/ANI7 are set as analog inputs in the order of P27/ANI7,,	p.322	П
				P20/ANIO by the A/D port configuration register (ADPC). When using P20/ANIO to		
			DMO. Deathers als	P27/ANT7 as analog inputs, start designing from P27/ANT7.		1
			PM2: Port mode	If a pin is set as an analog input port, not the pin level but "0" is always read.	p.323	Ц
			Registers 2	Make sure the period of 10, to 10, is 1, or more	m 004	1
			of A/D convertor	make sure the period of $\langle 2 \rangle$ to $\langle 6 \rangle$ is 1 μ s of more.	p.324	Ц
				Make sure the period of 225 to 265 is 1 vs or more	n 328	
			operation	make sure the period of $<2 > 10 < 0 > 13 + \mu s$ of more.	p.320	
			operation	The period from $\sqrt{2}$ to $\sqrt{10}$ different from the conversion time set using hits E to 1	p.320	
				(EP2 to EP0 1)(1 1)(0) of ADM. The period from z^{0} to z^{10} is the conversion time	p.320	Ц
				(The field that the conversion time period from <3> to <10> is the conversion time entry is the conversion time		
			Temperature	The temperature sensor cannot be used when low current consumption mode is set	n 320	
			sensor function	(RMC = 54H) or when the internal high-speed oscillator has been stopped	p.523	Ц
				(HIOSTOP – 1 (bit 0 of CSC register)). The temperature sensor can operate as long		
				(1.00101 - 1.00100 - 0.000100000000000000		
				selected as the CPU/nerinheral hardware clock source		
			Begisters used	Satting of the A/D nort configuration register (ADPC), port mode register 2 (PM2) and	n 220	
			hy temperature	nort register 2 (P2) is not required when using the temperature sensor. There is no	p.000	Ц
			sensors	problem if the nin function is set as digital I/Ω		
				Set the conversion times so as to satisfy the following condition $f_{4D} = 0.6$ to 1.8 MHz	n 330	

under Configuration Function Details of Function Cautions P 11 bid even 10 bid even Function Function P 11 bid even 10 bid even 10 bid even Reducing power consumption in strop mode, the ANO0 and ANO1 pins go into a high impedance state, and the power consumption can be reduced. In the standby modes other than the STOP mode, however, the operation continues. To lower the power consumption, therefore, clear the DACEn bit of the DAM register to 0 (D/A converter to 0 (D/A converter of D/A converter a follower amplifier between the load and ANOn pin keeping the wiring length as short as possible (for high impedance). If the wiring becomes too long, take necessary actions such as surrounding with a ground pattern. p.35 21 bid event 10 configuration of serial 8 bits of the Be sure to clear bit 8 to "0". p.35	
Jage Volt Function Function 1 Hord Volt D/A Reducing power consumption in pins go into a high impedance state, and the power consumption can be reduced. In the standby modes other than the STOP mode, however, the operation continues. To lower the power consumption, therefore, clear the DACEn bit of the DAM register to 0 (D/A converter to 0 (D/A conversion stop). Output Since the output impedance of obtained from the ANOn pin (n = 0, 1). When the input impedance of the load is low, insert a follower amplifier between the load and ANOn pin keeping the wiring length as short as possible (for high impedance). If the wiring becomes too long, take necessary actions such as surrounding with a ground pattern. p.35 21 Hord Sorting and Sorting and Sorting and the start of	
Image: Signed bit of the stands of the st	
0 $\overrightarrow{0}$ $\overrightarrow{0}$ D/A Reducing power consumption in STOP mode Because the D/A converter stops operation in the STOP mode, the ANO0 and ANO1 p.35 p.35 0 $\overrightarrow{0}$ $\overrightarrow{0}$ D/A converter Because the D/A converter stops operation in the STOP mode, the ANO0 and ANO1 the standby modes other than the STOP mode, however, the operation continues. To lower the power consumption, therefore, clear the DACEn bit of the DAM register to 0 (D/A conversion stop). Output Since the output impedance of the D/A converter is high, the current cannot be obtained from the ANOn pin (n = 0, 1). When the input impedance of the load is low, insert a follower amplifier between the load and ANOn pin keeping the wiring length as short as possible (for high impedance). If the wiring becomes too long, take necessary actions such as surrounding with a ground pattern. p.35 $\overrightarrow{0}$ $\overrightarrow{0}$ Configuration of serial SDRmn: Lower 8 bits of the Be sure to clear bit 8 to "0". p.35	
Image: Construct of the Construction of Serial Construction of Serial <thconstruction of="" serial<="" th=""> Construction of</thconstruction>	
Image: Solution of the standard power in the standard power is power in the standard power in the standard power is power in the standard power in the standard power is power in the standard power in the standard power is power in the standard powere in the power is powere in the power is power in the	
Image: Store in the initial prints go in to a might impedance state, and the power consumption can be reduced. In the standby modes other than the STOP mode, however, the operation continues. To lower the power consumption, therefore, clear the DACEn bit of the DAM register to 0 (D/A conversion stop). Image: Image	
Product STOP mode The standay modes offer than the STOP mode, nowever, the operation continues. To lower the power consumption, therefore, clear the DACEn bit of the DAM register to 0 (D/A conversion stop). Product Output impedance of D/A converter Since the output impedance of the D/A converter is high, the current cannot be obtained from the ANOn pin (n = 0, 1). When the input impedance of the load is low, insert a follower amplifier between the load and ANOn pin keeping the wiring length as short as possible (for high impedance). If the wiring becomes too long, take necessary actions such as surrounding with a ground pattern. Product Softwarten Softwarten Be sure to clear bit 8 to "0".	
Image: Second	
Understand stop). Understand stop). Understand stop). Output Since the output impedance of D/A converter Since the output impedance of the D/A converter is high, the current cannot be obtained from the ANOn pin (n = 0, 1). When the input impedance of the load is low, insert a follower amplifier between the load and ANOn pin keeping the wiring length as short as possible (for high impedance). If the wiring becomes too long, take necessary actions such as surrounding with a ground pattern. Understand SDRmn: Lower as bits of the becomes be stop in the becomes becomes be stop in the becomes be stop in the becomes becomes be stop in the becomes be stop in the becomes becomes be stop in the becomes becomes becomes be stop in the becomes becomes becomes becomes be stop in the becomes	
$\frac{2}{2} \begin{bmatrix} \frac{1}{2} \\ \frac{1}{2} \end{bmatrix} \begin{bmatrix} \frac{1}{2} \\ $	
Impedance of product of product of the load is fow, insert a follower amplifier between the load and ANOn pin keeping the wiring length as short as possible (for high impedance). If the wiring becomes too long, take necessary actions such as surrounding with a ground pattern. Impedance of the load is low, insert a follower amplifier between the load and ANOn pin keeping the wiring length as short as possible (for high impedance). If the wiring becomes too long, take necessary actions such as surrounding with a ground pattern. Impedance of the load is low, insert a follower amplifier between the load and ANOn pin keeping the wiring length as short as possible (for high impedance). If the wiring becomes too long, take necessary actions such as surrounding with a ground pattern. Impedance of the load is low, insert a follower amplifier between the load and ANOn pin keeping the wiring length as short as possible (for high impedance). If the wiring becomes too long, take necessary actions such as surrounding with a ground pattern. Impedance of the load is low, insert a follower amplifier between the load and ANOn pin keeping the wiring length as short as possible (for high impedance). Impedance of the load is low, insert a follower amplifier between the load and ANOn pin keeping the wiring length as short as possible (for high impedance). Impedance of the load is low, insert as possible (for high impedance). Impedance of the load is low, insert as possible (for high impedance). Impedance of the load is low, insert as possible (for high impedance). Impedance of the load is low, insert as possible (for high impedance). Impedance of the load is low, inser	
Provide and	
P Configuration SDRmn: Lower Be sure to clear bit 8 to "0". p.35	
P Configuration SDRmn: Lower Be sure to clear bit 8 to "0". p.35 O of serial 8 bits of the bits of the bits of the	
$\begin{bmatrix} 2 \\ 5 \end{bmatrix}$ Conliguration SDR find. Lower be sure to clear bit 8 to 0.	
	Ц
Desister DEDO:	
Registers PERU: when setting serial array unit m, be sure to set SAUMEN to 1 first. If SAUMEN = 0, p.36	Ц
controlling Peripheral writing to a control register of serial array unit in is ignored, and, even if the register is	
serial array enable register 0 read, only the default value is read (except for input switch control register (ISC),	
unit noise filter enable register (NFENO), port input mode registers (PIMO, PIMI4, PIMI4),	
port output mode registers (POMU, POMI4, POMI4), port mode registers (PMU, PMI1,	
PM4, PM14), and port registers (P0, P1, P4, P14)).	
After setting the PERU register to 1, be sure to set the SPSm register after 4 or more p.36	Ш
Clocks have elapsed.	
De sure to clear bit 10 the PERO register to 0. p.30 SPEm: Serial Pe sure to clear bits 15 to 9 to "0" p.36	<u> </u>
p.so	<u> </u>
register m electronic planed	Ц
SMDmp: Social Bo sure to clear bite 12 to 0, 7, 4, and 2 to "0". Bo sure to get bit 5 to "1".	
SMRIMI. Senai be sure to clear bits 13 to 9, 7, 4, and 3 to 0. Be sure to set bit 5 to 1.	Ц
pp.3	<u>,</u>
communication to 3t	
operation setting	
SDBmn: Higher Be sure to clear bit 8 to "0" n 36	
7 bits of the Setting SDBmp[15:9] = $(0000000B, 000001B)$ is prohibited when UABT is used p.36	<u> </u>
serial data Setting SDBmn[15:9] - 0000000B is prohibited when simplified I ² C is used. Set In 36	
serial data Setting SDRmn[15:9] = 0000000B is prohibited when simplified I ² C is used. Set p.36 register mn SDRmn[15:9] to 0000001B or greater	Ц
serial data Setting SDRmn[15:9] = 0000000B is prohibited when simplified l ² C is used. Set p.36 register mn SDRmn[15:9] to 0000001B or greater. Do not write eight bits to the lower eight bits if operation is stopped (SEmn - 0). (If p.36	
serial data Setting SDRmn[15:9] = 0000000B is prohibited when simplified l ² C is used. Set p.36 register mn SDRmn[15:9] to 0000001B or greater. Do not write eight bits to the lower eight bits if operation is stopped (SEmn = 0). (If p.36 these bits are written to the higher seven bits are cleared to 0.)	
serial data Setting SDRmn[15:9] = 0000000B is prohibited when simplified l ² C is used. Set p.36 register mn SDRmn[15:9] to 0000001B or greater. Do not write eight bits to the lower eight bits if operation is stopped (SEmn = 0). (If p.36 these bits are written to, the higher seven bits are cleared to 0.) SIBmn: Serial Be sure to clear bits 15 to 3 to "0"	
serial data Setting SDRmn[15:9] = 0000000B is prohibited when simplified l ² C is used. Set p.36 register mn SDRmn[15:9] to 0000001B or greater. Do not write eight bits to the lower eight bits if operation is stopped (SEmn = 0). (If p.36 these bits are written to, the higher seven bits are cleared to 0.) SIRmn: Serial Be sure to clear bits 15 to 3 to "0".	
serial data Setting SDRmn[15:9] = 0000000B is prohibited when simplified l ² C is used. Set p.36 register mn SDRmn[15:9] to 0000001B or greater. Do not write eight bits to the lower eight bits if operation is stopped (SEmn = 0). (If p.36 these bits are written to, the higher seven bits are cleared to 0.) SIRmn: Serial flag clear trigger register mn	
serial data Setting SDRmn[15:9] = 0000000B is prohibited when simplified l ² C is used. Set p.36 register mn SDRmn[15:9] to 0000001B or greater. Do not write eight bits to the lower eight bits if operation is stopped (SEmn = 0). (If p.36 SIRmn: Serial Be sure to clear bits 15 to 3 to "0". flag clear trigger P.37 register mn SSm: Serial Be sure to clear bits 15 to 4 to "0".	
serial data Setting SDRmn[15:9] = 0000000B is prohibited when simplified l ² C is used. Set p.36 register mn SDRmn[15:9] to 0000001B or greater. Do not write eight bits to the lower eight bits if operation is stopped (SEmn = 0). (If p.36 SIRmn: Serial flag clear trigger register mn SSm: Serial Be sure to clear bits 15 to 3 to "0". P.37 SSm: Serial channel start	
serial data Setting SDRmn[15:9] = 0000000B is prohibited when simplified l ² C is used. Set p.36 register mn SDRmn[15:9] to 0000001B or greater. Do not write eight bits to the lower eight bits if operation is stopped (SEmn = 0). (If p.36 these bits are written to, the higher seven bits are cleared to 0.) SIRmn: Serial flag clear trigger register mn Be sure to clear bits 15 to 3 to "0". SSm: Serial channel start Be sure to clear bits 15 to 4 to "0".	
serial data Setting SDRmn[15:9] = 0000000B is prohibited when simplified l ² C is used. Set p.36 register mn SDRmn[15:9] to 0000001B or greater. Do not write eight bits to the lower eight bits if operation is stopped (SEmn = 0). (If p.36 these bits are written to, the higher seven bits are cleared to 0.) SIRmn: Serial flag clear trigger register mn Be sure to clear bits 15 to 3 to "0". SSm: Serial channel start register m Be sure to clear bits 15 to 4 to "0". STm: Serial Be sure to clear bits 15 to 4 to "0". STm: Serial Be sure to clear bits 15 to 4 to "0".	
serial data Setting SDRmn[15:9] = 0000000B is prohibited when simplified l ² C is used. Set p.36 register mn SDRmn[15:9] to 0000001B or greater. Do not write eight bits to the lower eight bits if operation is stopped (SEmn = 0). (If p.36 these bits are written to, the higher seven bits are cleared to 0.) SIRmn: Serial flag clear trigger register mn Be sure to clear bits 15 to 3 to "0". SSm: Serial channel start register m Be sure to clear bits 15 to 4 to "0". STm: Serial channel start register m Be sure to clear bits 15 to 4 to "0". STm: Serial channel start register m Be sure to clear bits 15 to 4 to "0".	

	<u></u>	(9/20
Edition	Description	Chapter
3rd edition	DC characteristics Change of Condition and Note 1 in Output current, high (IoH1) Change of Condition and Note 2 in Output current, low (IoL1) Change of Condition of Input voltage, high (VIH2) Change of Condition of Input voltage, low (VIL2) Change of Condition of Output voltage, low (VoL1) Addition of Supply current Addition of Watchdog Timer operating current (IwpT) Addition of D/A Converter operating current (IbAC) Addition of DMA Controller operating current (IbMA) Addition of LVI operating current (ILVI) Change of MIN. value of Conversion time (tconv) of A/D Converter Characteristics Addition of Supply Voltage Rise Time	CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET)
	Addition of LVI Circuit Characteristics Addition of Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics	
	Revision of chapter	APPENDIX A DEVELOPMENT TOOLS
4th edition	Deletion of target from the capacitance value of the capacitor connected to the REGC pin	Throughout
	Change of description in 2.2.18 REGC	CHAPTER 2 PIN
	Modification of P60 to P64, P110 and P111 in Table 2-2 Connection of Unused Pins	FUNCTIONS
	Modification of 12-D to 12-G in Figure 2-1 Pin I/O Circuit List (2/2)	
	Addition (address change) of the BCDADJ register to Table 3-6 Extended SFR (2nd SFR) List (1/5)	CHAPTER 3 CPU ARCHITECTURE
	Change of Figure 4-6 Block Diagram of P05 and P06	CHAPTER 4 PORT
	Change of Figure 4-28 Block Diagram of P110 and P111	FUNCTIONS
	Change of Figure 4-42 Bit Manipulation Instruction (P10)	
	Change of Caution 2 in Figure 5-6 Format of System Clock Control Register (CKC)	CHAPTER 5 CLOCK GENERATOR
	Change of description in 5.3 (8) Internal high-speed oscillator trimming register (HIOTRM) and addition of Caution	
	Change of Figure 5-9 Format of Internal High-Speed Oscillator Trimming Register (HIOTRM) and addition of Caution	
	Change of Figure 5-13 Clock Generator Operation When Power Supply Voltage Is Turned On (When LVI Default Start Function Stopped Is Set (Option Byte: LVIOFF = 1))	
	Addition of Note to Figure 6-5 Format of Timer Clock Select Register 0 (TPS0)	CHAPTER 6 TIMER
	Change of Table 6-3 OVF Bit Operation and Set/Clear Conditions in Each Operation Mode and addition of Remark	ARRAY UNIT
	Addition of Caution 2 to Figure 6-18 Format of Timer Output Register 0 (TO0)	

(1	9/2	20)
	0,1	-0,

L	-	(19/20
Edition	Description	Chapter
7th edition	Change of Figure 12-93 Timing Chart of Data Transmission	CHAPTER 12 SERIAL
	Addition of Note to 12.7.3 Data reception	ARRAY UNIT
	Change of Figure 12-96 Timing Chart of Data Reception	
	Change of Figure 12-97 Flowchart of Data Reception and change of Caution	
	Change of Figure 12-98 Timing Chart of Stop Condition Generation	
	Change of Note 2 in Table 12-4 Selection of Operation Clock	
	Change of Cautions 1 in Figure 13-5. Format of Peripheral Enable Register 0 (PER0)	CHAPTER 13 SERIAL INTERFACE IIC0
	Change of Note in Figure 13-6 Format of IIC Control Register 0 (IICC0)	
	Change of Table 13-2 Selection Clock Setting	
	Change of Table 13-3 Selection Clock Setting	
	Change of Table 13-5 Extension Code Bit Definitions	
	Change of Figure 13-24 Master Operation in Single-Master System	
	Change of Figure 13-25 Master Operation in Multi-Master System	
	Change of Figure 13-26 Slave Operation Flowchart	
	Change of Figures 13-28 and 13-29	
	Change of Figure 15-5 Format of DMA Operation Control Register n (DRCn)	CHAPTER 15 DMA
	Addition of Note to Table 15-2 Response Time of DMA Transfer	CONTROLLER
	Change of description in 16.2 Interrupt Sources and Configuration	CHAPTER 16
	Change of Table 16-1 Interrupt Source List	INTERRUPT
		FUNCTIONS
	Change of Cautions 2 in 17.3 (1) Key return mode register (KRM)	CHAPTER 17 KEY INTERRUPT FUNCTION
	Change of Note in Figure 18-3 HALT Mode Release by Interrupt Request Generation	CHAPTER 18 STANDBY FUNCTION
	Change of Figure 18-5 Operation Timing When STOP Mode Is Released (Release by Unmasked Interrupt Request)	
	Addition of Note to Figure 18-6 STOP Mode Release by Interrupt Request Generation	
	Change of Table 19-1. Operation Statuses During Reset Period	CHAPTER 19 RESET FUNCTION
	Deletion of Note in 20.1 Functions of Power-on-Clear Circuit	CHAPTER 20 POWER-
	Deletion of Note in 20.3 Operation of Power-on-Clear Circuit	ON-CLEAR CIRCUIT
	Deletion of Note 6 in (1) When LVI is OFF upon power application (option byte: LVIOFF = 1) in Figure 20-2 Timing of Generation of Internal Reset Signal by Power-on-Clear Circuit and Low-Voltage Detector	
	Deletion of Note 3 in (2) When LVI is ON upon power application (option byte: LVIOFF = 0) in Figure 20-2 Timing of Generation of Internal Reset Signal by Power-on-Clear Circuit and Low-Voltage Detector	
	Deletion of Note in 21.1 Functions of Low-Voltage Detector	CHAPTER 21 LOW-
	Deletion of Note 2 in Figure 21-3 Format of Low-Voltage Detection Level Select Register (LVIS)	VOLTAGE DETECTOR
	Deletion of Note in 21.4 Operation of Low-Voltage Detector	