



Welcome to [E-XFL.COM](https://www.e-xfl.com)

## What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "[Embedded - Microcontrollers](#)"

### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | 78K/0R  |
| Core Size                  | 16-Bit  |
| Speed                      | 20MHz   |
| Connectivity               | 3-Wire SIO, I <sup>2</sup> C, LINbus, UART/USART  |
| Peripherals                | DMA, LVD, POR, PWM, WDT   |
| Number of I/O              | 65  |
| Program Memory Size        | 192KB (192K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 10K x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V   |
| Data Converters            | A/D 8x10b; D/A 2x8b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 80-LQFP   |
| Supplier Device Package    | -   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f1155agc-gad-ax">https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f1155agc-gad-ax</a> |

#### 4.2.11 Port 12

P120 is a 1-bit I/O port with an output latch. Port 12 can be set to the input mode or output mode in 1-bit units using port mode register 12 (PM12). When used as an input port, use of an on-chip pull-up resistor can be specified by pull-up resistor option register 12 (PU12).

P121 to P124 are 4-bit input ports.


This port can also be used for external interrupt request input, potential input for external low-voltage detection, connecting resonator for main system clock, connecting resonator for subsystem clock, and external clock input for main system clock.

Reset signal generation sets port 12 to input mode.

Figures 4-29 to 4-31 show block diagrams of port 12.

**Caution** The function setting on P121 to P124 is available only once after the reset release. The port once set for connection to an oscillator cannot be used as an input port unless the reset is performed.

Figure 4-29. Block Diagram of P120



P12: Port register 12  
 PU12: Pull-up resistor option register 12  
 PM12: Port mode register 12  
 RD: Read signal  
 WR<sub>xx</sub>: Write signal

**(2) Port registers (P0 to P7, P9, P11 to P14)**

These registers write the data that is output from the chip when data is output from a port.

If the data is read in the input mode, the pin level is read. If it is read in the output mode, the output latch value is read<sup>Note</sup>.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

**Note** It is always 0 and never a pin level that is read out if a port is read during the input mode when P2 is set to function as an analog input for a A/D converter or P11 is set to function as an analog output for a D/A converter.

**Table 5-2. Condition Before Stopping Clock Oscillation and Flag Setting**

| Clock                                 | Condition Before Stopping Clock<br>(Invalidating External Clock Input)  | Setting of CSC<br>Register Flags |
|---------------------------------------|---|----------------------------------|
| X1 clock                              | <ul style="list-style-type: none"> <li>• CLS = 0 and MCS = 0</li> <li>• CLS = 1<br/>(CPU and peripheral hardware clocks operate with a clock other than the high-speed system clock.)</li> </ul>              | MSTOP = 1                        |
| External main system clock            |   |                                  |
| Subsystem clock                       | <ul style="list-style-type: none"> <li>• CLS = 0<br/>(CPU and peripheral hardware clocks operate with a clock other than the subsystem clock.)</li> </ul>   | XTSTOP = 1                       |
| Internal high-speed oscillation clock | <ul style="list-style-type: none"> <li>• CLS = 0 and MCS = 1</li> <li>• CLS = 1<br/>(CPU and peripheral hardware clocks operate with a clock other than the internal high-speed oscillator clock.)</li> </ul> | HIOSTOP = 1                      |

**(3) Oscillation stabilization time counter status register (OSTC)**

This is the register that indicates the count status of the X1 clock oscillation stabilization time counter.

The X1 clock oscillation stabilization time can be checked in the following case,

- If the X1 clock starts oscillation while the internal high-speed oscillation clock or subsystem clock is being used as the CPU clock.
- If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock with the X1 clock oscillating.

OSTC can be read by a 1-bit or 8-bit memory manipulation instruction.


When reset signal is generated, the STOP instruction and MSTOP (bit 7 of CSC register) = 1 clear OSTC to 00H.

**Remark** The oscillation stabilization time counter starts counting in the following cases.


- When oscillation of the X1 clock starts (EXCLK, OSCSEL = 0, 1 → MSTOP = 0)
- When the STOP mode is released

Figure 5-12. Examples of Incorrect Resonator Connection (2/2)


(c) Wiring near high alternating current



(d) Current flowing through ground line of oscillator (potential at points A, B, and C fluctuates)



(e) Signals are fetched



**Remark** When using the subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Also, insert resistors in series on the XT2 side.

**Caution** When X2 and XT1 are wired in parallel, the crosstalk noise of X2 may increase with XT1, resulting in malfunctioning.

## 6.2 Configuration of Timer Array Unit

The timer array unit includes the following hardware.

**Table 6-1. Configuration of Timer Array Unit**

| Item              | Configuration  |
|-------------------|--|
| Timer/counter     | Timer counter register 0n (TCR0n)  |
| Register          | Timer data register 0n (TDR0n)   |
| Timer input       | TI00 to TI07 pins, RxD3 pin (for LIN-bus)  |
| Timer output      | TO00 to TO07 pins, output controller   |
| Control registers | <div> &lt;Registers of unit setting block&gt; <ul style="list-style-type: none"> <li>• Peripheral enable register 0 (PER0)</li> <li>• Timer clock select register 0 (TPS0)</li> <li>• Timer channel enable status register 0 (TE0)</li> <li>• Timer channel start register 0 (TS0)</li> <li>• Timer channel stop register 0 (TT0)</li> <li>• Timer input select register 0 (TIS0)</li> <li>• Timer output enable register 0 (TOE0)</li> <li>• Timer output register 0 (TO0)</li> <li>• Timer output level register 0 (TOL0)</li> <li>• Timer output mode register 0 (TOM0)</li> </ul> </div> <div> &lt;Registers of each channel&gt; <ul style="list-style-type: none"> <li>• Timer mode register 0n (TMR0n)</li> <li>• Timer status register 0n (TSR0n)</li> <li>• Input switch control register (ISC) (channel 7 only)</li> <li>• Noise filter enable register 1 (NFEN1)</li> <li>• Port mode registers 0, 1, 3, 4, 14 (PM0, PM1, PM3, PM4, PM14)</li> <li>• Port registers 0, 1, 3, 4, 14 (P0, P1, P3, P4, P14)</li> </ul> </div> |

**Remark** n: Channel number (n = 0 to 7)


Figure 6-1 shows the block diagram.

Figure 6-46. Operation Procedure When Frequency Divider Function Is Used

|                         | Software Operation   | Hardware Status  |
|-------------------------|--|--|
| TAU default setting     |  | Power-off status<br>(Clock supply is stopped and writing to each register is disabled.)  |
|                         | Sets the TAU0EN bit of the PER0 register to 1. →   | Power-on status. Each channel stops operating.<br>(Clock supply is started and writing to each register is enabled.)   |
|                         | Sets the TPS0 register.<br>Determines clock frequencies of CK00 and CK01.  |  |
| Channel default setting | Sets the TMR00 register (determines operation mode of channel).<br>Sets interval (period) value to the TDR00 register.   | Channel stops operating.<br>(Clock is supplied and some power is consumed.)  |
|                         | Clears the TOM00 bit of the TOM0 register to 0 (toggle mode).<br>Clears the TOL00 bit to 0.<br>Sets the TO00 bit and determines default level of the TO00 output. →  | The TO00 pin goes into Hi-Z output state.  |
|                         | Sets TOE00 to 1 and enables operation of TO00. →   | The TO00 default setting level is output when the port mode register is in output mode and the port register is 0.   |
|                         | Clears the port register and port mode register to 0. →  | TO00 does not change because channel stops operating.  |
|                         |  | The TO00 pin outputs the TO00 set level.   |
| Operation start         | Sets the TOE00 to 1 (only when operation is resumed).<br>Sets the TS00 bit to 1. →<br>The TS00 bit automatically returns to 0 because it is a trigger bit.   | TE00 = 1, and count operation starts.<br>Value of TDR00 is loaded to TCR00 at the count clock input. INTTM00 is generated and TO00 performs toggle operation if the MD000 bit of the TMR00 register is 1.  |
| During operation        | Set value of the TDR00 register can be changed.<br>The TCR00 register can always be read.<br>The TSR00 register is not used.<br>Set values of TO0 and TOE0 registers can be changed.<br>Set values of the TMR00 register, TOM00, and TOL00 bits cannot be changed. | Counter (TCR00) counts down. When count value reaches 0000H, the value of TDR00 is loaded to TCR00 again, and the count operation is continued. By detecting TCR00 = 0000H, INTTM00 is generated and TO00 performs toggle operation.<br>After that, the above operation is repeated. |
| Operation stop          | The TT00 bit is set to 1. →<br>The TT00 bit automatically returns to 0 because it is a trigger bit.  | TE00 = 0, and count operation stops.<br>TCR00 holds count value and stops.<br>The TO00 output is not initialized but holds current status.   |
|                         | TOE00 is cleared to 0 and value is set to the TO00 bit. →  | The TO00 pin outputs the TO00 set level.   |
| TAU stop                | To hold the TO00 pin output level<br>Clears TO00 bit to 0 after the value to be held is set to the port register.<br>When holding the TO00 pin output level is not necessary<br>Switches the port mode register to input mode. →                                   | The TO00 pin output level is held by port function.  |
|                         | The TAU0EN bit of the PER0 register is cleared to 0. →   | The TO00 pin output level goes into Hi-Z output state.   |
|                         |  | Power-off status<br>All circuits are initialized and SFR of each channel is also initialized.<br>(The TO00 bit is cleared to 0 and the TO00 pin is set to port mode).  |

Operation is resumed.

Figure 6-61. Example of Basic Timing of Operation as One-Shot Pulse Output Function



**Remark**  $n = 0, 2, 4, 6$   
 $m = n + 1$



**Figure 7-4. Format of Real-Time Counter Control Register 1 (RTCC1) (2/2)**

| RIFG  | Constant-period interrupt status flag       |
|---|---|
| 0   | Constant-period interrupt is not generated. |
| 1   | Constant-period interrupt is generated.     |
| <p>This flag indicates the status of generation of the constant-period interrupt. When the constant-period interrupt is generated, it is set to “1”.</p> <p>This flag is cleared when “0” is written to it. Writing “1” to it is invalid.</p> |   |

| RWST   | Wait status flag of real-time counter |
|--|---------------------------------------|
| 0  | Counter is operating.                 |
| 1  | Mode to read or write counter value   |
| <p>This status flag indicates whether the setting of RWAIT is valid.</p> <p>Before reading or writing the counter value, confirm that the value of this flag is 1.</p> |                                       |

| RWAIT   | Wait control of real-time counter                               |
|---|---|
| 0   | Sets counter operation.   |
| 1   | Stops SEC to YEAR counters. Mode to read or write counter value |
| <p>This bit controls the operation of the counter.</p> <p>Be sure to write “1” to it to read or write the counter value.</p> <p>Because RSUBC continues operation, complete reading or writing of it in 1 second, and clear this bit back to 0.</p> <p>When RWAIT = 1, it takes up to 1 clock (32.768 kHz) until the counter value can be read or written.</p> <p>If RSUBC overflows when RWAIT = 1, it counts up after RWAIT = 0. If the second count register is written, however, it does not count up because RSUBC is cleared.</p> |   |

**Caution** The RIFG and WAFG flags may be cleared when the RTCC1 register is written by using a 1-bit manipulation instruction. Use, therefore, an 8-bit manipulation instruction in order to write to the RTCC1 register. To prevent the RIFG and WAFG flags from being cleared during writing, disable writing by setting “1” to the corresponding bit. When the value may be rewritten because the RIFG and WAFG flags are not being used, the RTCC1 register may be written by using a 1-bit manipulation instruction.

**Remark** Fixed-cycle interrupts and alarm match interrupts use the same interrupt source (INTRTC). When using these two types of interrupts at the same time, which interrupt occurred can be judged by checking the fixed-cycle interrupt status flag (RIFG) and the alarm detection status flag (WAFG) upon INTRTC occurrence.

## 8.2 Configuration of Watchdog Timer

The watchdog timer includes the following hardware.

**Table 8-1. Configuration of Watchdog Timer**

| Item             | Configuration                         |
|------------------|---------------------------------------|
| Control register | Watchdog timer enable register (WDTE) |


How the counter operation is controlled, overflow time, window open period, and interval interrupt are set by the option byte.

**Table 8-2. Setting of Option Bytes and Watchdog Timer**

| Setting of Watchdog Timer   | Option Byte (000C0H)            |
|---|---------------------------------|
| Watchdog timer interval interrupt                                   | Bit 7 (WDTINT)                  |
| Window open period  | Bits 6 and 5 (WINDOW1, WINDOW0) |
| Controlling counter operation of watchdog timer                     | Bit 4 (WDTON)                   |
| Overflow time of watchdog timer                                     | Bits 3 to 1 (WDCS2 to WDCS0)    |
| Controlling counter operation of watchdog timer (in HALT/STOP mode) | Bit 0 (WDSTBYON)                |

**Remark** For the option byte, see **CHAPTER 23 OPTION BYTE**.

**Figure 8-1. Block Diagram of Watchdog Timer**



**Remark** f<sub>IL</sub>: Internal low-speed oscillation clock frequency

## 9.2 Configuration of Clock Output/Buzzer Output Controller

The clock output/buzzer output controller includes the following hardware.

**Table 9-1. Configuration of Clock Output/Buzzer Output Controller**

| Item              | Configuration   |
|-------------------|---|
| Control registers | Clock output select registers 0, 1 (CKS0, CKS1)<br>Port mode register 14 (PM14)<br>Port register 14 (P14) |

## 9.3 Registers Controlling Clock Output/Buzzer Output Controller

The following two registers are used to control the clock output/buzzer output controller.

- Clock output select registers 0, 1 (CKS0, CSK1)
- Port mode register 14 (PM14)

### (1) Clock output select registers 0, 1 (CKS0, CKS1)

These registers set output enable/disable for clock output or for the buzzer frequency output pin (PCLBUZ0/PCLBUZ1), and set the output clock.

Select the clock to be output from PCLBUZ0 by using CKS0.

Select the clock to be output from PCLBUZ1 by using CKS1.

CKS0 and CKS1 are set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.


**(9) Interrupt request flag (ADIF)**

The interrupt request flag (ADIF) is not cleared even if the analog input channel specification register (ADS) is changed.

Therefore, if an analog input pin is changed during A/D conversion, the A/D conversion result and ADIF for the pre-change analog input may be set just before the ADS rewrite. Caution is therefore required since, at this time, when ADIF is read immediately after the ADS rewrite, ADIF is set despite the fact A/D conversion for the post-change analog input has not ended.

When A/D conversion is stopped and then resumed, clear ADIF before the A/D conversion operation is resumed.

**Figure 10-27. Timing of A/D Conversion End Interrupt Request Generation**



**Remarks 1.** n = 0 to 7

**2.** m = 0 to 7

**(10) Conversion results just after A/D conversion start**

The first A/D conversion value immediately after A/D conversion starts may not fall within the rating range if the ADCS bit is set to 1 within 1  $\mu$ s after the ADCE bit was set to 1. Take measures such as polling the A/D conversion end interrupt request (INTAD) and removing the first conversion result.

**(11) A/D conversion result register (ADCR, ADCRH) read operation**

When a write operation is performed to the A/D converter mode register (ADM), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of ADCR and ADCRH may become undefined. Read the conversion result following conversion completion before writing to ADM, ADS, and ADPC. Using a timing other than the above may cause an incorrect conversion result to be read.

**(1) Peripheral enable register 0 (PER0)**

PER0 is used to enable or disable use of each peripheral hardware macro. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When serial array unit 0 is used, be sure to set bit 2 (SAU0EN) of this register to 1.

When serial array unit 1 is used, be sure to set bit 3 (SAU1EN) of this register to 1.

PER0 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

**Figure 12-4. Format of Peripheral Enable Register 0 (PER0)**

Address: F00F0H After reset: 00H R/W

| Symbol | <7>   | <6>   | <5>   | <4>    | <3>    | <2>    | 1 | <0>    |
|--------|-------|-------|-------|--------|--------|--------|---|--------|
| PER0   | RTCEN | DACEN | ADCEN | IIC0EN | SAU1EN | SAU0EN | 0 | TAU0EN |

| SAUmEN | Control of serial array unit m input clock  |
|--------|---|
| 0      | Stops supply of input clock.<br><ul style="list-style-type: none"> <li>SFR used by serial array unit m cannot be written.</li> <li>Serial array unit m is in the reset status.</li> </ul> |
| 1      | Supplies input clock.<br><ul style="list-style-type: none"> <li>SFR used by serial array unit m can be read/written.</li> </ul>   |

**Cautions 1.** When setting serial array unit m, be sure to set SAUmEN to 1 first. If SAUmEN = 0, writing to a control register of serial array unit m is ignored, and, even if the register is read, only the default value is read (except for input switch control register (ISC), noise filter enable register (NFEN0), port input mode registers (PIM0, PIM4, PIM14), port output mode registers (POM0, POM4, POM14), port mode registers (PM0, PM1, PM4, PM14), and port registers (P0, P1, P4, P14)).

**2.** After setting the PER0 register to 1, be sure to set the SPSm register after 4 or more clocks have elapsed.

**3.** Be sure to clear bit 1 of PER0 register to 0.

**Remark** m: Unit number (m = 0, 1)

**(2) Serial clock select register m (SPSm)**

SPSm is a 16-bit register that is used to select two types of operation clocks (CKm0, CKm1) that are commonly supplied to each channel. CKm1 is selected by bits 7 to 4 of SPSm, and CKm0 is selected by bits 3 to 0.

Rewriting SPSm is prohibited when the register is in operation (when SEMn = 1).

SPSm can be set by a 16-bit memory manipulation instruction.


The lower 8 bits of SPSm can be set with an 8-bit memory manipulation instruction with SPSmL.

Reset signal generation clears this register to 0000H.

## (1) Register setting


Figure 12-32. Example of Contents of Registers for Master Reception of 3-Wire Serial I/O (CSI00, CSI01, CSI10, CSI20)

## (a) Serial output register m (SOM) ... Sets only the bits of the target channel.




&lt;R&gt;


## (b) Serial output enable register m (SOEm) ... The register that not used in this mode.




## (c) Serial channel start register m (SSm) ... Sets only the bits of the target channel to 1.




## (d) Serial mode register mn (SMRmn)



## (e) Serial communication operation setting register mn (SCRmn)




## (f) Serial data register mn (SDRmn) (lower 8 bits: SIOp)


**Remark** m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2), p: CSI number (p = 00, 01, 10, 20)

□: Setting is fixed in the CSI master reception mode, ■: Setting disabled (set to the initial value)

×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

**Figure 12-65. Procedure for Resuming Slave Transmission/Reception**

<R> **Caution** Be sure to set transmit data to the SIOp register before the clock from the master is started.

Figure 13-8. Format of IIC Flag Register 0 (IICF0)

Address: FFF51H    After reset: 00H    R/W<sup>Note</sup>

|        |      |        |   |   |   |   |       |        |
|--------|------|--------|---|---|---|---|-------|--------|
| Symbol | <7>  | <6>    | 5 | 4 | 3 | 2 | <1>   | <0>    |
| IICF0  | STCF | IICBSY | 0 | 0 | 0 | 0 | STCEN | IICRSV |

|  |  |
|--|--|
| STCF   | STT0 clear flag  |
| 0  | Generate start condition                                 |
| 1  | Start condition generation unsuccessful: clear STT0 flag |
| Condition for clearing (STCF = 0)  |  |
| <ul style="list-style-type: none"> <li>• Cleared by STT0 = 1</li> <li>• When IICE0 = 0 (operation stop)</li> <li>• Reset</li> </ul>  |  |
| Condition for setting (STCF = 1)   |  |
| <ul style="list-style-type: none"> <li>• Generating start condition unsuccessful and STT0 cleared to 0 when communication reservation is disabled (IICRSV = 1).</li> </ul> |  |

|   |  |
|---|--|
| IICBSY  | I <sup>2</sup> C bus status flag                                       |
| 0   | Bus release status (communication initial status when STCEN = 1)       |
| 1   | Bus communication status (communication initial status when STCEN = 0) |
| Condition for clearing (IICBSY = 0)   |  |
| <ul style="list-style-type: none"> <li>• Detection of stop condition</li> <li>• When IICE0 = 0 (operation stop)</li> <li>• Reset</li> </ul> |  |
| Condition for setting (IICBSY = 1)  |  |
| <ul style="list-style-type: none"> <li>• Detection of start condition</li> <li>• Setting of IICE0 when STCEN = 0</li> </ul>                 |  |

|   |  |
|---|--|
| STCEN   | Initial start enable trigger   |
| 0   | After operation is enabled (IICE0 = 1), enable generation of a start condition upon detection of a stop condition. |
| 1   | After operation is enabled (IICE0 = 1), enable generation of a start condition without detecting a stop condition. |
| Condition for clearing (STCEN = 0)  |  |
| <ul style="list-style-type: none"> <li>• Cleared by instruction</li> <li>• Detection of start condition</li> <li>• Reset</li> </ul> |  |
| Condition for setting (STCEN = 1)   |  |
| <ul style="list-style-type: none"> <li>• Set by instruction</li> </ul>  |  |

|   |  |
|---|--|
| IICRSV  | Communication reservation function disable bit |
| 0   | Enable communication reservation               |
| 1   | Disable communication reservation              |
| Condition for clearing (IICRSV = 0)   |  |
| <ul style="list-style-type: none"> <li>• Cleared by instruction</li> <li>• Reset</li> </ul> |  |
| Condition for setting (IICRSV = 1)  |  |
| <ul style="list-style-type: none"> <li>• Set by instruction</li> </ul>                      |  |

**Note** Bits 6 and 7 are read-only.**Cautions** 1. Write to STCEN only when the operation is stopped (IICE0 = 0).

2. As the bus release status (IICBSY = 0) is recognized regardless of the actual bus status when STCEN = 1, when generating the first start condition (STT0 = 1), it is necessary to verify that no third party communications are in progress in order to prevent such communications from being destroyed.

3. Write to IICRSV only when the operation is stopped (IICE0 = 0).


**Remark** STT0: Bit 1 of IIC control register 0 (IICC0)  
 IICE0: Bit 7 of IIC control register 0 (IICC0)




Figure 16-1. Basic Configuration of Interrupt Function (2/2)

<R>

(C) External maskable interrupt (INTKR)



(D) Software interrupt



- Remarks 1.** IF: Interrupt request flag  
 IE: Interrupt enable flag  
 ISP0: In-service priority flag 0  
 ISP1: In-service priority flag 1  
 MK: Interrupt mask flag  
 PR0: Priority specification flag 0  
 PR1: Priority specification flag 1

- 2.** m = 0 to 7

## 21.4 Operation of Low-Voltage Detector

The low-voltage detector can be used in the following two modes.

### (1) Used as reset (LVIMD = 1)

- If LVISEL = 0, compares the supply voltage ( $V_{DD}$ ) and detection voltage ( $V_{LVI}$ ), generates an internal reset signal when  $V_{DD} < V_{LVI}$ , and releases internal reset when  $V_{DD} \geq V_{LVI}$ .
- If LVISEL = 1, compares the input voltage from external input pin (EXLVI) and detection voltage ( $V_{EXLVI}$ ), generates an internal reset signal when  $EXLVI < V_{EXLVI}$ , and releases internal reset when  $EXLVI \geq V_{EXLVI}$ .

**Remark** The low-voltage detector (LVI) can be set to ON by an option byte by default. If it is set to ON to raise the power supply from the POC detection voltage or lower, the internal reset signal is generated when the supply voltage ( $V_{DD}$ ) < detection voltage ( $V_{LVI} = 2.07 \text{ V} \pm 0.2 \text{ V}$ ). After that, the internal reset signal is generated when the supply voltage ( $V_{DD}$ ) < detection voltage ( $V_{LVI} = 2.07 \text{ V} \pm 0.1 \text{ V}$ ).

### (2) Used as interrupt (LVIMD = 0)

- If LVISEL = 0, compares the supply voltage ( $V_{DD}$ ) and detection voltage ( $V_{LVI}$ ). When  $V_{DD}$  drops lower than  $V_{LVI}$  ( $V_{DD} < V_{LVI}$ ) or when  $V_{DD}$  becomes  $V_{LVI}$  or higher ( $V_{DD} \geq V_{LVI}$ ), generates an interrupt signal (INTLVI).
- If LVISEL = 1, compares the input voltage from external input pin (EXLVI) and detection voltage ( $V_{EXLVI} = 1.21 \text{ V} \pm 0.1 \text{ V}$ ). When EXLVI drops lower than  $V_{EXLVI}$  ( $EXLVI < V_{EXLVI}$ ) or when EXLVI becomes  $V_{EXLVI}$  or higher ( $EXLVI \geq V_{EXLVI}$ ), generates an interrupt signal (INTLVI).

While the low-voltage detector is operating, whether the supply voltage or the input voltage from an external input pin is more than or less than the detection level can be checked by reading the low-voltage detection flag (LVIF: bit 0 of LVIM).

**Remark** LVIMD: Bit 1 of low-voltage detection register (LVIM)  
 LVISEL: Bit 2 of LVIM

## (2) Serial interface: Serial array unit (2/18)

(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ V<sub>DD</sub> = EV<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS</sub> = AV<sub>SS</sub> = 0 V)<R> (b) During communication at same potential (CSI mode) (master mode,  $\overline{\text{SCKp}}$ ... internal clock output)

| Parameter  | Symbol                                 | Conditions                      | MIN.                      | TYP. | MAX. | Unit |
|--|--|---------------------------------|---------------------------|------|------|------|
| $\overline{\text{SCKp}}$ cycle time  | t <sub>KCY1</sub>                      | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V | 200 <sup>Note 1</sup>     |      |      | ns   |
|  |  | 2.7 V ≤ V <sub>DD</sub> < 4.0 V | 300 <sup>Note 1</sup>     |      |      | ns   |
|  |  | 1.8 V ≤ V <sub>DD</sub> < 2.7 V | 600 <sup>Note 1</sup>     |      |      | ns   |
| $\overline{\text{SCKp}}$ high-/low-level width                                     | t <sub>KH1</sub> ,<br>t <sub>KL1</sub> | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V | t <sub>KCY1</sub> /2 - 20 |      |      | ns   |
|  |  | 2.7 V ≤ V <sub>DD</sub> < 4.0 V | t <sub>KCY1</sub> /2 - 35 |      |      | ns   |
|  |  | 1.8 V ≤ V <sub>DD</sub> < 2.7 V | t <sub>KCY1</sub> /2 - 80 |      |      | ns   |
| Slp setup time (to $\overline{\text{SCKp}}\uparrow$ ) <sup>Note 2</sup>            | t <sub>SIK1</sub>                      | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V | 70                        |      |      | ns   |
|  |  | 2.7 V ≤ V <sub>DD</sub> < 4.0 V | 100                       |      |      | ns   |
|  |  | 1.8 V ≤ V <sub>DD</sub> < 2.7 V | 190                       |      |      | ns   |
| Slp hold time (from $\overline{\text{SCKp}}\uparrow$ ) <sup>Note 3</sup>           | t <sub>KSH1</sub>                      |                                 | 30                        |      |      | ns   |
| Delay time from $\overline{\text{SCKp}}\downarrow$ to SOp output <sup>Note 4</sup> | t <sub>KSO1</sub>                      | C = 30 pF <sup>Note 5</sup>     |                           |      | 40   | ns   |

**Notes** 1. The value must also be 4/f<sub>CLK</sub> or more.


- When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to  $\overline{\text{SCKp}}\downarrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from  $\overline{\text{SCKp}}\downarrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from  $\overline{\text{SCKp}}\uparrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- C is the load capacitance of the  $\overline{\text{SCKp}}$  and SOp output lines.

**Caution** Select the normal input buffer for Slj and the normal output mode for SOj and  $\overline{\text{SCKj}}$  by using the PIMg and POMg registers.


- Remarks** 1. p: CSI number (p = 00, 01, 10, 20), g: PIM and POM number (g = 0, 4, 14),  
j: CSI number for which communication at different potential can be selected (j = 01, 10, 20)  
2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2)

## (2) Serial interface: Serial array unit (16/18)

**CSI mode serial transfer timing (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)**



**CSI mode serial transfer timing (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)**



**Caution** Select the TTL input buffer for  $\text{Slp}$  and  $\overline{\text{SCKp}}$  and the N-ch open drain output ( $V_{\text{DD}}$  tolerance) mode for  $\text{SOp}$  by using the PIMg and POMg registers.

- Remarks**
1. p: CSI number (p = 01, 10, 20), g: PIM and POM number (g = 0, 4, 14)
  2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2)
  3. CSI00 cannot communicate at different potential. Use CSI01, CSI10, and CSI20 for communication at different potential.

| Chapter    | Classification | Function                              | Details of Function  | Cautions   | Page                           |
|------------|----------------|---------------------------------------|--|--|--------------------------------|
| Chapter 8  | Soft           | Watchdog timer                        | Setting overflow time  | The watchdog timer continues its operation during self-programming of the flash memory and EEPROM emulation. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.   | p.305 <input type="checkbox"/> |
|            |                |                                       | Setting window open period   | When data is written to WDTE for the first time after reset release, the watchdog timer is cleared in any timing regardless of the window open time, as long as the register is written before the overflow time, and the watchdog timer starts counting again.  | p.306 <input type="checkbox"/> |
|            |                |                                       |  | The watchdog timer continues its operation during self-programming of the flash memory and EEPROM emulation. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.   | p.306 <input type="checkbox"/> |
|            |                |                                       |  | When bit 0 (WDSTBYON) of the option byte (000C0H) = 0, the window open period is 100% regardless of the values of WINDOW1 and WINDOW0.   | p.306 <input type="checkbox"/> |
|            |                |                                       |  | Do not set the window open period to 25% if the watchdog timer corresponds to either of the conditions below.<br><ul style="list-style-type: none"> <li>• When used at a supply voltage (<math>V_{DD}</math>) below 2.7 V.</li> <li>• When stopping all main system clocks (internal high-speed oscillation clock, X1 clock, and external main system clock) by use of the STOP mode or software.</li> <li>• Low-power consumption mode</li> </ul>   | p.306 <input type="checkbox"/> |
| Chapter 9  | Soft           | Clock output/buzzer output controller | CKS0, CKS1: Clock output select registers 0, 1                                       | Change the output clock after disabling clock output (PCLOEn = 0).   | p.310 <input type="checkbox"/> |
|            |                |                                       |  | If the selected clock ( $f_{MAIN}$ or $f_{SUB}$ ) stops during clock output (PCLOEn = 1), the output becomes undefined.  | p.310 <input type="checkbox"/> |
| Chapter 10 | Soft           | A/D converter                         | PER0: Peripheral enable register 0   | When setting the A/D converter, be sure to set ADCEN to 1 first. If ADCEN = 0, writing to a control register of the A/D converter is ignored, and, even if the register is read, only the default value is read (except for port mode registers 2 (PM2)).  | p.315 <input type="checkbox"/> |
|            |                |                                       |  | Be sure to clear bit 1 of the PER0 register to 0.  | p.315 <input type="checkbox"/> |
|            |                |                                       | ADM: A/D converter mode register   | A/D conversion must be stopped before rewriting bits FR0 to FR2, LV1, and LV0 to values other than the identical data.   | p.316 <input type="checkbox"/> |
|            |                |                                       | A/D conversion time selection<br>( $2.7\text{ V} \leq AV_{REF0} \leq 5.5\text{ V}$ ) | Set the conversion times with the following conditions.<br>Conventional-specification products ( $\mu\text{PD78F115x}$ )<br><ul style="list-style-type: none"> <li>• <math>4.0\text{ V} \leq AV_{REF0} \leq 5.5\text{ V}</math>: <math>f_{AD} = 0.6</math> to <math>3.6\text{ MHz}</math></li> <li>• <math>2.7\text{ V} \leq AV_{REF0} &lt; 4.0\text{ V}</math>: <math>f_{AD} = 0.6</math> to <math>1.8\text{ MHz}</math></li> </ul> Functionally expanded products ( $\mu\text{PD78F115xA}$ )<br><ul style="list-style-type: none"> <li>• <math>4.0\text{ V} \leq AV_{REF0} \leq 5.5\text{ V}</math>: <math>f_{AD} = 0.33</math> to <math>3.6\text{ MHz}</math></li> <li>• <math>2.7\text{ V} \leq AV_{REF0} &lt; 4.0\text{ V}</math>: <math>f_{AD} = 0.33</math> to <math>1.8\text{ MHz}</math></li> </ul> | p.317 <input type="checkbox"/> |