



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	e200z4, e200z7 (2)
Core Size	32-Bit Tri-Core
Speed	180MHz, 240MHz
Connectivity	CANbus, Ethernet, FlexRay, I ² C, LINbus, SPI, ZipWire
Peripherals	POR, PWM, WDT
Number of I/O	-
Program Memory Size	2MB (2M × 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	1.5M x 8
Voltage - Supply (Vcc/Vdd)	1.19V ~ 5.5V
Data Converters	A/D 16x12b SAR, 4x12 Sigma; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	257-LFBGA
Supplier Device Package	257-LFBGA (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32r274ksk2mmm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.2 Operating conditions

The following table describes the operating conditions for the device, and for which all specifications in the datasheet are valid, except where explicitly noted. The device operating conditions must not be exceeded, or the functionality of the device is not guaranteed.

Symbol	Parameter	Conditions	Min	Тур	Max ¹	Unit
V _{DD_HV_PMU}	3.3V PMU Supply Voltage	_	3.13 ²	3.3	3.6	V
V _{DD_HV_REG3V8}	REG3V8 Supply Voltage		3.13	3.8	5.5	V
V _{DD}	Core Supply Voltage	_	1.19 ²	1.25	1.31 ³	V
V _{DD_HV_IO*}	Main GPIO 3V Supply Voltage, LFAST IO Supply, RGMII IO Supply, PWM IO Supply Voltage	_	3.13 ²	3.3	3.6	V
V _{DD_LV_IO_*} 4	Aurora Supply Voltage	—	1.19	1.25	1.31	V
V _{DD_LV_PLL0}	System PLL Supply Voltage	_	1.19 ²	_	1.31	V
V _{DD_LV_LFASTPLL}	LFAST PLL Supply Voltage		1.19	—	1.31	V
V _{DD_HV_FLA} ⁵	Flash Supply Voltage	_	3.13 ²	3.3	3.6	V
V _{DD_HV_ADC}	SAR ADC Supply Voltage (HVD supervised)	_	3.13 ²	3.3	3.6 ⁶	V
V _{DD_HV_RAW}	3.3V AFE RAW Supply Voltage	_	3.13	3.3	3.6	V
V _{DD_HV_DAC}	3.3V AFE DAC Supply Voltage	_	3.13	3.3	3.6	V
V _{DD_HV_ADCREF0/1}	ADC_0 and ADC_1 high reference voltage	—	3.13	3.3	3.6	V
V _{IN}	Voltage on digital pin with respect to ground (V _{SS_HV_IOx})	_	-	_	V _{DD_HV_IOx} +0.3	V
V _{INSDPP}	Sigma-Delta ADC Input Voltage (peak-peak) ^{7, 8}	Differential	-	_	1.2	V
V _{INSR}	Sigma-Delta ADC Input Slew Rate ⁷	—	-	_	165	V/µs
R _{TRIM_TOL}	External Trim Resistor tolerance	±0.1%	40.16	40.2	40.25	kΩ
R _{TRIM_TEMPCO}	External Trim Resistor Temperature Coefficient	_	_	_	25	ppm/°C
V _{INA} ⁹	Voltage on SAR ADC analog pin with respect to ground (V _{SS_HV_ADCREFx})	—	_		V _{DD_HV_ADCRE} Fx	V
V _{DD_LV_DPHY}	MIPICSI2 DPHY voltage supply ¹⁰		1.19	1.25	1.31	V
T _A , 11	Ambient temperature at full performance ¹²		-40		125	°C

Table 7. Device operating conditions

Table continues on the next page...

Symbol	Parameter	Conditions	Min	Тур	Max ¹	Unit				
T _J ¹¹	Junction temperature	_	-40		150	°C				
F _{XTAL}	XOSC Crystal Frequency ¹³	_	—	40	_	MHz				
	AFE Bypass Modes Only									
	Single	e-Ended External Cl	ock ¹⁴							
EXTAL _{clk}	EXTAL external clock frequency			40		MHz				
V _{inxoscjit}	EXTAL external clock Cycle to Cycle Jitter (RMS)	—	—	-	2.5 ¹⁵	ps				
Vinxoscclkvil	EXTAL external clock input low voltage		0	-	0.4	V				
Vinxoscclkvih	EXTAL external clock input high voltage		1	-	1.23	V				
t _r /t _f	Rise/fall time of EXTAL external clock input				1	ns				
t _{dc}	Duty Cycle of EXTAL external clock input		47	50	53	%				
	Differe	ntial LVDS External	Clock	•		•				
LVDS _{clk}	LVDS external clock frequency			40		MHz				
LVDSV _{inxoscclk}	LVDS external clock input voltage		0		1.36	V				
LVDSV _{inxoscclk(p-p)}	LVDS external clock input voltage (peak-peak)	Voltage driven, AC coupled Differential	0.45	0.70	1.12	V				
LVDSI _{inxoscclk}	LVDS external clock input current	Current driven, DC coupled.	3.0	3.5	4.0	mA				
LVDSV _{inxoscjit}	LVDS external clock Jitter (RMS) ¹⁵				2.5	ps				
t _r /t _f	Rise/fall time of LVDS external clock input	20% - 80%			1.5	ns				
t _{dcLVDS}	Duty Cycle of LVDS external clock input		47	50	53	%				

Table 7. Device operating conditions (continued)

1. Full functionality cannot be guaranteed when voltages are out of the recommended operating conditions.

- 2. Min voltage takes into account the LVD variation.
- 3. Max voltage takes into account HVD variation.
- 4. Aurora supply must connect to core supply voltage at board level.
- 5. The ground connection for the $V_{DD HV FLA}$ is shared with V_{SS} .
- 6. Supply range does not take into account HVD levels. Full range can be achieved after power-up, if HVD is disabled. See Voltage regulator electrical characteristics section for details.
- 7. Around common mode voltage of 0.7 V. Input voltage cannot exceed 1.4 V prior to AFE start-up completion (VREF and VREGs on and LVDs cleared).
- 8. SDADC input voltage full scale is 1.2 Vpp
- 9. On channels shared between ADC0 and 1, V_{DD_HV_ADCREFx} is the lower of V_{DD_HV_ADCREF0/1}.
- 10. V_{DD_LV_DPHY} supply should be shorted to core supply voltage VDD on board. Refer to AN5251. Contact your NXP sales representative for details.

- 11. While determining if the operating temperature specifications are met, either the ambient temperature or junction temperature specification can be used. It is critical that the junction temperature specification is not exceeded under any condition.
- 12. Full performance means Core0 running @ 120 MHz, Core1/2 running @ 240 MHz, SPT running @ 200 MHz, rich set of peripherals used.
- 13. Recommended Crystal 40 MHz (ESR≤30 Ω), 8 pF load capacitance.
- 14. External mode can be used as differential input with EXTAL and XTAL
- 15. The number is 3.5 ps when SD-ADC and/or DAC is not used in the device.

4.3 Supply current characteristics

Current consumption data is given in the following table. These specifications are design targets and are subject to change per device characterization.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{DD_CORE}	Core current in run mode	All cores at max frequency. 1.31 V. Tj = 150°C	-	-	1480 ¹	mA
I _{DD_HV_FLA}	Flash operating current	$Tj = 150^{\circ}C. V_{DD_HV_FLA} = 3.6 V$	-	3 <mark>2</mark>	40 ³	mA
I _{DD_LV_AURORA}	Aurora operating current	Tj = 150°C. $V_{DD_LV_AURORA}$ = 1.31 V. 4 TX lanes enabled.	-	-	60	mA
I _{DD_HV_ADC}	ADC operating current	Tj = 150°C. $V_{DD_HV_ADC}$ = 3.6 V. 2 ADCs operating at 80 MHz.	-	2	5	mA
I _{DD_HV_ADCREF}	Reference current per	Tj = 150°C. $V_{DD_HV_ADCREFx}$ = 3.6 V. ADC operating	-	-	1.5	mA
	ADC ⁴	at 80 MHz.	-	-	0.75	
	Reference current per temp sensor ⁵					
I _{DD_HV_RAW}	AFE SD and regulator operating current	Tj = 150°C. $V_{DD_HV_RAW}$ = 3.6 V. SD-PLL, AFE regulators and 4 SD enabled.	-	70 ⁶	75	mA
I _{DD_HV_DAC}	AFE DAC operating current	Tj = 150°C. $V_{DD_HV_DAC}$ = 3.6 V. DAC enabled.	-	10	15	mA
I _{DD_HV_PMU}	PMU operating current	Tj = 150°C. VDD_HV_PMU = 3.6 V. Internal regulation enabled.	-	2	10	mA
I _{DD_LV_DPHY}	MIPICSI2 DPHY operating current in HS- RX mode	$Tj = 150^{\circ}C, V_{DD_{LV}DPHY} = 1.31 V$	-	14.9	23.2	mA

Table 8. Current consumption characteristics

- 1. Strong dependence on use case, cache usage.
- 2. Measured during flash read.
- 3. Peak Flash current measured during read while write (RWW) operation.
- 4. ADC0 and 1 on ADCREF0/1.
- 5. Temp sensor current when PMC_CTL_TD[TSx_AOUT_EN] = 1. TS0 on ADCREF0/1.
- 6. Typical number is approximately 10 mA per each SD-ADC enabled, 12 mA for SD-PLL and 15 mA for the AFE regulators.



Figure 3. Radar AFE External Components Configuration

Table 11.	Radar	AFE	External	Components
-----------	-------	-----	----------	------------

Component	Component Value	Tolerance	Placement Priority of	Placement Priority of	Special notes
C1	0.47.45	+25%	arger cap.	Sindher Cup	
	0.47 μΓ	±33 /o			
C2	0.1 µF	±35%		1	—
C3	1.0 µF	±35%	7		—
C4	1.0 µF	±35%	2	—	—
C5	0.1 µF	±35%	—	4	_
C6	1.0 µF	±35%	8		—
C7	0.1 µF	±35%		6	
C8	1.0 µF	±35%	6	—	—
C9	0.1 µF	±35%		5	—
C10	1.0 µF	±35%	4		_
C11	0.1 µF	±35%		2	_
C12	1.0 µF	±35%	5		_
C13	0.1 µF	±35%		3	_
C14	1.0 µF	±35%	10	—	_
C15	0.1 µF	±35%	—	8	_
C16	1.0 µF	±35%	9	_	
C17	0.1µF	±35%	—	7	

Table continues on the next page...

S32R274 Data Sheet, Rev. 4, 05/2018

No.	Symbol	Parameter	Conditions ¹	Class	Max value ²	Unit
			conforming to AEC- Q100-002			
2	V _{ESD(CDM)}	Electrostatic discharge	T _A = 25 °C	C3A	500 ³	V
		(Charged Device Model)	conforming to AEC- Q100-011		750 (corners)	

1. All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

2. Data based on characterization results, not tested in production.

3. 500 V for non-AFE pins, 250 V for AFE pins.

5 I/O Parameters

5.1 I/O pad DC electrical characteristics

NMI, TCK, TMS, JCOMP are treated as GPIO.

Symbol	Parameter	Va	Value			
		Min	Max			
Vih_hys	CMOS Input Buffer High Voltage (with hysteresis enabled)	0.65*V _{DD_HV_IO}	$V_{DD_HV_IO} + 0.3$	V		
Vil_hys	CMOS Input Buffer Low Voltage (with hysteresis enabled)	-0.3	0.35*V _{DD_HV_IO}	V		
Vih	CMOS Input Buffer High Voltage (with hysteresis disabled)	0.55 * V _{DD_HV_IO}	$V_{DD_HV_IO} + 0.3$	V		
Vil	CMOS Input Buffer Low Voltage (with hysteresis disabled)	-0.3	0.40 * V _{DD_HV_IO}	V		
Vhys	CMOS Input Buffer Hysteresis	0.1 * V _{DD_HV_IO}	—	V		
Vih _{TTL}	TTL Input high level voltage (All SAR_ADC input pins)	2	V _{DD_HV_ADCREFx} + 0.3	V		
Vil _{TTL}	TTL Input low level voltage (All SAR_ADC input pins)	-0.3	0.56	V		
Vhyst _{TTL}	TTL Input hysteresis voltage (All SAR_ADC input pins)	0.3	_	V		
Pull_loh	Weak Pullup Current ¹	10	55	μA		
Pull_lol	Weak Pulldown Current ²	10	55	μA		
linact_d	Digital Pad Input Leakage Current (weak pull inactive)	-2.5	2.5	μA		
Voh	Output High Voltage ³	0.8 * V _{DD_HV_IO}		V		
Vol	Output Low Voltage ⁴	—	0.2 * V _{DD_HV_IO}	V		
loh_f	Full drive loh ⁵ (ipp_sre[1:0] = 11)	18	70	mA		
lol_f	Full drive Iol ⁵ (ipp_sre[1:0] = 11)	21	120	mA		
loh_h	Half drive loh ⁵ (ipp_sre[1:0] = 10)	9	35	mA		
lol_h	Half drive lol ⁵ (ipp_sre[1:0] = 10)	10.5	60	mA		

Table 13. I/O pad DC electrical specifications

Symbol	Parameter ¹	Value		Unit	
		Min	Тур	Max	
R _{V_L}	Terminating Resistance (external)	99	100	101	Ohms
C _P	Parasitic Capacitance (pad + bondwire + pin)			1	pF
Lp	Parasitic Inductance			7	nH
	STARTU	P		•	
T _{STRT_BIAS}	Bias startup time	—		5	μs
T _{STRT_TX}	Transmitter startup time ²	—	—	5	μs
T _{STRT_RX}	Receiver startup time ²	—	—	5	μs
LVDS_RXOUT ³	Receiver o/p duty cycle	30		70	%

 Table 17. Aurora LVDS driver electrical characteristics (continued)

1. Conditions for these values are $V_{DD_LV_IO_AURORA} = 1.19V$ to 1.32V, $T_J = -40 / 150 \text{ °C}$

2. Startup time is defined as the time taken by LVDS current reference block for settling bias current after its pwr_down (power down) has been deasserted. LVDS functionality is guaranteed only after the startup time.

3. Receiver o/p duty cycle is measured with 1.25 Gbps, 50% duty cycle, max 1 ns rise/fall time, 100 mV voltage swing signal applied at the receiver input.

5.4 Reset pad electrical characteristics

The device implements a dedicated bidirectional RESET_B pin.



Figure 4. Start-up reset requirements





Figure 5. Noise filtering on reset signal

Symbol	Parameter	Conditions ¹	Value		Unit	
			Min	Тур	Max	
V _{IH}	Input high level TTL (Schmitt Trigger)	—	2.0	_	V _{DD_HV_IOx} + 0.4	V
V _{IL}	Input low level TTL (Schmitt Trigger)	_	-0.4	—	0.56	V
V _{HYS} ²	Input hysteresis TTL (Schmitt Trigger)	—	300	—	—	mV
I _{OL_R}	Strong pull-down current	Device under power-on reset	0.2	—	—	mA
		$V_{DD_HV_IO} = 1.2 V$				
		$V_{OL} = 0.35 \times V_{DD_HV_IO}$				
		Device under power-on reset	15	—	—	mA
		V _{DD_HV_IO} =3.0 V				
		$V_{OL} = 0.35 \times V_{DD_HV_IO}$				
W _{FRST}	RESET_B input filtered pulse	—	—	—	500	ns
W _{NFRST}	RESET_B input not filtered pulse	—	2400	—	—	ns
I _{WPD}	Weak pull-down current absolute value	$V_{IN} = V_{DD HV IOx}$	30	_	100	μA

Table 18. RE	ESET_B ele	ctrical char	acteristics
--------------	------------	--------------	-------------

1. $V_{DD_HV_IOx} = 3.3 \text{ V} - 5\%, +10\%, T_J = -40 / 150^{\circ}C$, unless otherwise specified.

2. Data based on characterization results, not tested in production.

7. DAC PSRR is 30 dB minimum for DAC output levels of 1/3 of full-scale or less. DAC PSRR is 24 dB minimum with the DAC output at full-scale.

8 Memory modules

8.1 Flash memory program and erase specifications

NOTE

All timing, voltage, and current numbers specified in this section are defined for a single embedded flash memory within an SoC, and represent average currents for given supplies and operations.

Table 28 shows the estimated Program/Erase times.

Symbol	Characteristic ¹	Typ ²	Fac Program	tory nming ^{3, 4}	Field Update		Unit	
			Initial Max	Initial Max, Full Temp	Typical End of Life ⁵	Lifetime Max ⁶		
			20°C ≤T _A ≤30°C	-40°C ≤T _J ≤150°C	-40°C ≤T _J ≤150°C	≤ 1,000 cycles	≤ 250,000 cycles	
t _{dwpgm}	Doubleword (64 bits) program time	43	100	150	55	500	-	μs
t _{ppgm}	Page (256 bits) program time	73	200	300	108	500		μs
t _{qppgm}	Quad-page (1024 bits) program time	268	800	1,200	396	2,000		μs
t _{16kers}	16 KB Block erase time	168	290	320	250	1,000		ms
t _{16kpgm}	16 KB Block program time	34	45	50	40	1,000		ms
t _{32kers}	32 KB Block erase time	217	360	390	310	1,200		ms
t _{32kpgm}	32 KB Block program time	69	100	110	90	1,200		ms
t _{64kers}	64 KB Block erase time	315	490	590	420	1,600		ms
t _{64kpgm}	64 KB Block program time	138	180	210	170	1,600		ms
t _{256kers}	256 KB Block erase time	884	1,520	2,030	1,080	4,000	_	ms
t _{256kpgm}	256 KB Block program time	552	720	880	650	4,000	_	ms

Table 28. Flash memory program and erase specifications

1. Program times are actual hardware programming times and do not include software overhead. Block program times assume quad-page programming.

2. Typical program and erase times represent the median performance and assume nominal supply values and operation at 25 °C. Typical program and erase times may be used for throughput calculations.

- 3. Conditions: \leq 150 cycles, nominal voltage.
- 4. Plant Programing times provide guidance for timeout limits used in the factory.
- 5. Typical End of Life program and erase times represent the median performance and assume nominal supply values. Typical End of Life program and erase values may be used for throughput calculations.
- 6. Conditions: $-40^{\circ}C \le T_J \le 150^{\circ}C$, full spec voltage.

Operating Frequency (fsys = SYS_CLK)	RWSC	APC	Flash read latency on min-cache miss (# of fcpu clock periods)	Flash read latency on mini-cache hit (# of fcpu clock periods)
33 MHz < fsys <= 100 MHz	2	1	5	1
100 MHz < fsys <= 120 MHz	3	1	6	1

Table 32. Flash read wait state and address pipeline control guidelines (continued)

9 Communication modules

9.1 Ethernet switching specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

9.1.1 MII signal switching specifications

The following timing specs meet the requirements for MII style interfaces for a range of transceiver devices.

• Measurements are with input transition of 1 ns and output load of 25 pF.

Symbol	Description	Min.	Max.	Unit
—	RXCLK frequency	—	25	MHz
MII1	RXCLK pulse width high	35%	65%	RXCLK
				period
MII2	RXCLK pulse width low	35%	65%	RXCLK
				period
MII3	RXD[3:0], RXDV, RXER to RXCLK setup	5	—	ns
MII4	RXCLK to RXD[3:0], RXDV, RXER hold	5	—	ns
_	TXCLK frequency	—	25	MHz
MII5	TXCLK pulse width high	35%	65%	TXCLK
				period
MII6	TXCLK pulse width low	35%	65%	TXCLK
				period
MII7	TXCLK to TXD[3:0], TXEN, TXER invalid	2	—	ns
MII8	TXCLK to TXD[3:0], TXEN, TXER valid		25	ns

 Table 33. MII signal switching specifications

9.2.4 Receiver asymmetry

Table 40. Receiver asymmetry

Name	Description	Min	Max	Unit
dCCRxAsymAccept ₁₅	Acceptance of asymmetry at receiving CC with 15 pF load (*)	-31.5	+44.0	ns
dCCRxAsymAccept ₂₅	Acceptance of asymmetry at receiving CC with 25 pF load (*)	-30.5	+43.0	ns

9.3 LVDS Fast Asynchronous Transmission (LFAST) electrical characteristics

The following table provides output driver characteristics for LFAST I/Os.

Table 41.	LFAST output	buffer electrical	characteristics
-----------	--------------	-------------------	-----------------

Symbol	Parameter	Conditions ¹	Value		Unit	
			Min	Тур	Мах	
ΙΔ _{VO_L} Ι	Absolute value for differential output voltage swing (terminated)	—	100	200	285	mV
V _{ICOM_L}	Common mode voltage	_	1.08	1.2	1.32	V
T _{tr_L}	Transition time output pin LVDS configuration	—	0.2	_	1.5	ns

1. $V_{DD \ HV \ IOx} = 3.3 \ V \ (-5\%, +10\%), \ T_J = -40 \ / \ 150 \ ^\circ C$, unless otherwise specified.

NOTE

Fast IOs must be specified only as fast (and not as high current). See GPIO DC electrical specification.

9.3.1 LFAST interface timing diagrams



Figure 21. LFAST timing definition



Figure 24. SPI classic SPI timing — master, CPHA = 0



Figure 25. SPI classic SPI timing — master, CPHA = 1



Figure 26. SPI classic SPI timing — slave, CPHA = 0



Figure 27. SPI classic SPI timing — slave, CPHA = 1

9.5 LINFlexD timing specifications

The maximum bit rate is 1.875 MBit/s.

9.6 I²C timing

Table 44. I²C SCL and SDA input timing specifications

Number	Symbol	Parameter	Value		Unit
			Min	Max	
1	I_tHD:STA	Start Condition hold time	2	-	
2	I_t_LOW	Clock low time	8	-	Peripheral clock
3	I_tHD:DAT	Data hold time	2	-	
4	I_tHIGH	Clock high time	4	-	
5	I_tSU:DAT	Data setup time	4	-	
6	I_tSU:STA	Start condition setup time (for repeated start condition only)	2	-	
7	I_tSU:STOP	Stop condition setup time	2	-	

Table 45. I²C SCL and SDA output timing specifications

Number	Symbol	Parameter	Value		Unit
			Min	Max	
1	O_tHD:STA	Start condition hold time ¹	6	-	
2	O_t_LOW	Clock low time ¹	10	-	
3	O_tHD:DAT	Data hold time ¹	7	-	Peripheral clock
4	O_t_HIGH	Clock high time ¹	10	-	
5	O_tSU:DAT	Data setup time ¹	2	-	
6	O_tSU:STA	Start condition setup time (for repeated start condition only) ¹	20	-	
7	O_tSU:STOP	Stop condition setup time ¹	10	-	
8	O_tr	SCL/SDA rise time ²	-	99.6	ns
9	O_tf	SCL/SDA fall time ¹	-	99.6	

- Programming IBFD (I²C Bus Frequency Divider Register) with the maximum frequency results in the minimum output timings listed. The I²C interface is designed to scale the data transition time, moving it to the middle of the SCL low period. The actual position is affected by the prescale and division values programmed in IBDR (I²C Bus Data I/O Register).
- 2. Serial data (SDA) and Serial clock (SCL) reaches peak level depending upon the external signal capacitance and pull up resistor values as SDA and SCL are open-drain type outputs which are only actively driven low by the I²C module.



Figure 31. I²C input/output timing

10 Debug modules

10.1 JTAG/CJTAG interface timing

The following table lists JTAGC/CJTAG electrical characteristics.

• Measurements are with input transition of 1 ns, output load of 50 pF and pads configured with SRE=11.

 Table 46. JTAG/CJTAG pin AC electrical characteristics ¹

#	Symbol	Characteristic	Min	Max	Unit
1	t _{JCYC} ²	TCK Cycle Time (JTAG)	36	—	ns
		TCK Cycle Time (CJTAG)	50		
2	t _{JDC}	TCK Clock Pulse Width	40	60	%
3	t _{TCKRISE}	TCK Rise and Fall Times (40% - 70%)	—	3	ns
4	t _{TMSS} , t _{TDIS}	TMS, TDI Data Setup Time	5		ns
5	t _{TMSH} , t _{TDIH}	TMS, TDI Data Hold Time	5	—	ns
6	t _{TDOV}	TCK Low to TDO/TMS Data Valid ³	—	15 ⁴	ns
7	t _{TDOI}	TCK Low to TDO/TMS Data Invalid ³	0	—	ns
8	t _{TDOHZ}	TCK Low to TDO/TMS High Impedance ³	—	22	ns
9	t _{JCMPPW}	JCOMP Assertion Time	100	_	ns
10	t _{JCMPS}	JCOMP Setup Time to TCK Low	40	—	ns
11	t _{BSDV}	TCK Falling Edge to Output Valid	—	600 ⁵	ns
12	t _{BSDVZ}	TCK Falling Edge to Output Valid out of High Impedance	—	600	ns
13	t _{BSDHZ}	TCK Falling Edge to Output High Impedance	—	600	ns
14	t _{BSDST}	Boundary Scan Input Valid to TCK Rising Edge	15	—	ns

Table continues on the next page...

12 External interrupt timing (IRQ pin)

Table 49. External interrupt timing

No.	Symbol	Parameter	Conditions	Min	Мах	Unit
1	t _{IPWL}	IRQ pulse width low	—	3		t _{CYC}
2	t _{IPWH}	IRQ pulse width high	_	3		t _{CYC}
3	t _{ICYC}	IRQ edge to edge time ¹	—	6	—	t _{CYC}

1. Applies when IRQ pins are configured for rising edge or falling edge events, but not both

NOTE

tCYC is equivalent to TCK (prescaled filter clock period) which is the IRC clock prescaled to the Interrupt Filter Clock Prescaler (IFCP) value. TCK = $T(IRC) \times (IFCP + 1)$ where T(IRC) is the internal oscillator period. Refer SIUL2 chapter of the device reference manual for details.



Figure 37. External interrupt timing

13 Temperature sensor electrical characteristics

The following table describes the temperature sensor electrical characteristics.

Table 50. Temperature sensor electrical characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
—	Temperature monitoring range		-40	—	150	°C
T _{SENS}	Sensitivity		_	5.18		mV/°C
T _{ACC}	Accuracy	T _J = -40 to 150°C	5	—	5	°C

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ΔVCMRX(HF)	Common mode interference beyond 450 MHz		-	-	100	mVpp
ΔVCMRX(LF)	Common mode interference between 50 MHz and 450 MHz		-50	-	50	mVpp
ССМ	Common mode termination		-	-	60	pF
	LP Line Rece	eiver AC Specification				
e _{SPIKE}	Input pulse rejection		-	-	300	Vps
T _{MIN}	Minimum pulse response		20	-	-	ns
V _{INT}	Pk-to-Pk interference voltage		-	-	200	mV
f _{INT}	Interference frequency		450	-	-	MHz

Table 53. D-PHY switching characteristics (continued)

14.1.4 Low-power receiver timing



Figure 40. Input Glitch Rejection of Low-Power Receivers

15 Thermal Specifications

15.1 Thermal characteristics

Table 55. 257MAPBGA package thermal characteristics

Symbol	Parameter	Conditions	257MAPBGA	Unit
R _{θJA}	Thermal resistance, junction-to-ambient natural convection ^{1, 2}	Single layer board - 1s	41.8	°C/W
		Four layer board - 2s2p ³	22.3]
R _{θJMA}	Thermal resistance, junction-to-ambient forced convection at 200 ft/min ^{1, 3}	Single layer board - 1s	29.8	°C/W
		Four layer board - 2s2p	17.7	
R _{θJB}	Thermal resistance junction-to-board ⁴	_	7.6	°C/W
R _{θJC}	Thermal resistance junction-to-case ⁵	—	5.2	°C/W
Ψ _{JT}	Junction-to-package-top natural convection ⁶	—	0.2	°C/W

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal.
- 4. Junction-to-Board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2.

15.1.1 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature, T_J, can be obtained from this equation:

 $T_{\rm J} = T_{\rm A} + (R_{\rm \theta JA} \times P_{\rm D})$

 $T_{J} = T_{BRD} + (R_{\theta JB} \times P_{D})$

where:

- T_A = ambient temperature for the package (°C)
- $R_{\theta JA}$ = junction to ambient thermal resistance (°C/W)
- $R_{\Theta IB}$ = junction to board thermal resistance (°C/W)
- $T_{\theta BRD}$ = average board temperature just outside the package periphery (°C)
- P_D = power dissipation in the package (W)

be generated by an external pullup resistor which is strong enough to overdrive the weak internal pulldown resistor. The rising edge on RESET_B in the following figures indicates the time when the device stops driving it low. The reset sequence durations given in Table 57 are applicable only if the internal reset sequence is not prolonged by an external reset generator keeping RESET_B asserted low beyond the last Phase3.







Figure 43. Destructive reset sequence, BIST disabled



Figure 44. External reset sequence long, BIST enabled

How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm, AMBA, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and µVision are registered trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. Arm7, Arm9, Arm11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, Mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2018 NXP B.V.

Document Number S32R274 Revision 4, 05/2018



