# E·XFL

## Zilog - Z84C1516FSC00TR Datasheet



### Welcome to E-XFL.COM

## **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

## Applications of **Embedded - Microprocessors**


Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

## Details

Details	
Product Status	Obsolete
Core Processor	Z80
Number of Cores/Bus Width	1 Core, 8-Bit
Speed	16MHz
Co-Processors/DSP	-
RAM Controllers	-
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	5.0V
Operating Temperature	0°C ~ 70°C (TA)
Security Features	-
Package / Case	100-QFP
Supplier Device Package	100-QFP
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z84c1516fsc00tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Z84C15 Pin-out Assignments

PS018201-0602




Figure 5(b). Block Diagram for 84C13/C15 IPC

### Mode Control Word

Selects the port operating mode. This word is required and is written at any time (Figure 12).




Figure 12. PIO Mode Control Word

## I/O Register Control Word

When Mode 3 is selected, the Mode Control Word is followed by the I/O Register Control Word. This word configures the I/O register, which defines which port lines are inputs or outputs. A "1" indicates input while a "0" indicates output. This word is required when in Mode 3 (Figure 13).





Figure 13. I/O Register Control Word

## Interrupt Control Word

In Mode 3 operation, handshake signals are not used. Interrupts are generated as a logic function of the input signal levels. The Interrupt Control Word sets the logic conditions and the logic levels required for generating an interrupt. Two logic conditions or functions are available: AND (if all input bits change to the active level, an interrupt is triggered), OR (if any one of the input bits change to the active logic level, an interrupt is triggered). The user can program which input bits are to be considered as part of

this logic function. Bit D6 sets the logic function, bit D5 sets the logic level, and bit D4 specifies a mask control word to follow (Figure 14).




Regardless of the operating mode, setting Bit D4 = 1 cause pending interrupts to be cleared.
 The port interrupt is not enabled until the interrupt function

ed by an active All1

## Figure 14. Interrupt Control Word

## Mask Control Word

This word sets the mask control register, thus allowing any unused bits to be masked off. If any bits are to be masked, then bit D4 of the interrupt Control Word is set. When bit D4 of the interrupt Control Word is set, then the next word programmed is the Mask Control Word. To mask an input bit, the corresponding Mask Control Word bit is a "1" (Figure 15).



MB0-MB7 Mask Bits, A Bit is Monitored for an Interrupt If it is Defined as an input and the Mask Bit is Set to 0.

Figure 15. Mask Control Word

## Interrupt Disable Word

This word can be used to enable or disable a port's interrupts without changing the rest of the port's interrupt conditions (Figure 16).

Clearing the WDT. The WDT can be cleared by writing "4Eh" into the WDTCR.

Watch Dog Timer Master Register (WDTMR;I/O address F0h). This register controls the activities of the Watch Dog Timer and selects power-down mode of operation (Figure 22).




Figure 22. Watch Dog Timer Master Register

Bit D7. Watch Dog Timer Enable (WDTE). This bit controls the activities of Watch Dog Timer. The WDT can be enabled by setting this bit to "1". To disable WDT, write "0" to this bit followed by writing "B1h" in the WDT Command Register. Watch Dog Timer Logic has a "double key" structure to prevent the WDT disabling error, which may lead to the WDT operation to stop, due to program runaway. Upon Power-on reset, this bit is set to "1" and the WDT is enabled.

**Bit D6-D5.** WDT Periodic field (WDTP). This two bit field determines the desired time period. Upon Power-on reset, this field sets to "11".

00 - Period is (TcC * 216)
01 - Period is (TcC * 218)
10 - Period is (TcC * 220)
11 - Period is (TcC * 222)

Bit D4-D3. HALT mode (HALTM). This two bit field specifies one of four power-down modes. To change this field, write "DBh" to the WDT command register, followed by a write to this register. For detailed descriptions of this field, please refer to the section "Mode of operations." Upon Power-on Reset, this field is set to 11, which specifies "RUN mode."

Bit D2-D0. *Reserved.* These three bits are reserved and should always be programmed as "011". A read to these bit returns "011".

Watch Dog Timer Command Register (WDTCR; I/O address F1h). In conjunction with the WDTMR, this register works as a "Second key" for the Watch Dog Timer. This register is write only (Figure 23).

Write B1h after clearing WDTE to "0" - Disable WDT. Write 4Eh - Clear WDT.

Write DBh followed by a write to HALTM - Change Power-down mode.

WD1	rcr (	Write	Only	)				
D7	D6	D5	D4	D3	D2	D1	D0	
1	0	1	1	0	0	0	1	(B1h) - Disable WDT (After Clearing WDTE)
0	1	0	0	1	1	1	0	(4Eh) - Clear WDT
1	1	0	1	1	0	1	1	(DBh) - Change HALT Mode (Followed by setting HALTM)

Figure 23. Watch Dog Timer Command Register

<sup>00 -</sup> IDLE 1 Mode 01 - IDLE 2 Mode 10 - STOP Mode 11 - RUN Mode

## INTERRUPT PRIORITY REGISTER

(INTPR; I/O address F4h)

This register (write only) is provided to determine the interrupt priority for the CTC, SIO and the PIO (Figure 24).




Figure 24. Interrupt Priority Register

## Bit D7-D3. Unused

Bit D2-D0. This field specifies the order of the interrupt daisy chain. Upon Power-on Reset, this field is set to "000".

_	Z84C15 High - Low	Z84C13 High - Low
000	CTC-SIO-PIO	CTC-SIO
001	SIO-CTC-PIO	SIO-CTC
010	CTC-PIO-SIO	Reserved
011	PIO-SIO-CTC	Reserved
100	PIO-CTC-SIO	Reserved
101	SIO-PIO-CTC	Reserved
110	Reserved	Reserved
111	Reserved	Reserved

## REGISTERS FOR SYSTEM CONFIGURATION

(The following registers are not available on Z84013/015.) There are four indirectly accessible registers to determine System configuration with the Z84C13/C15. These indirectly accessible registers are: Wait State Control Register (WCR, Control Register 00h), Memory Wait Boundary Register (MWBR, Control Register 01h), Chip Select Boundary Register (CSBR, Control Register 02h) and Misc. Control Register (MCR, Control Register 03h). To access these registers, Z84C13/C15 writes "register number to be accessed" to the System Control Register Pointer (SCRP, I/O address EEh), and then accesses the target register through the System Control Data Port (SCDP, I/O address EFh). The pointer which writes into SCRP is kept until modified.

System Control Register Pointer (SCRP, I/O address EEh) This register stores the pointer to access System Control Registers (WCR, MWBR, CSBR and MCR). This register is Read/Write and it holds the pointer value until modified. Upon Power-on Reset, all bits are cleared to zero. The pointer value, other than 00h to 03h is reserved and is not written. Upon Power-on Reset, this register is set to "00h" (Figure 25).

SCF D7	₹₽ (F	lead/\	Vrite	)			DO	
•	0	0	0	0	0	0	0	(Value on Power-on Reset
0	0	0	0	0	0	0	0	- (00h) Point to WCR
0	0	0	0	0	0	0	1	(01h) Point to MWBR
0	0	0	0	0	0	1	0 1	(02h) Point to CSBR (03h) Point to MCR

## Figure 25. System Control Register Pointer

System Control Data Port (SCDP, I/O address EFh) This register is to access WCR, MWBR, CSBR and MCR (Figure 26).




Figure 26. System Control Data Port

Wait State Control Register (WCR, Control Register 00h) This register can be accessed through SCDP with the pointer value 00h in SCRP (Figure 27). To maintain compatibility with the Z84013/015, the Z84C13/C15 inserts the maximum number of wait states (set all bits of this register to one) for fifteen /M1 cycles after Power-on Reset. It automatically clears the contents of this register (move to no-wait state insertion) on the trailing edge of the 16th /M1 signal unless software has programmed a value. If automatic wait state insertion is needed, the wait state is programmed within this time period. A read to WCR during this period will return FFh, unless programmed. When receiving /NMI or /INT signals, the stopped internal system clock starts to feed. In IDLE1 Mode, the IPC starts clock output on CLKOUT at the same time.

The operation stop of CPU in IDLE2 mode is taking place at "0" level during T4 state in the halt instruction op-code fetch cycle. Therefore, after being restarted by the interrupt signal, CPU executes one NOP instruction and samples an interrupt signal at the rise of T4 state during the execution of this NOP instruction, and executes the interrupt process from next cycle. If no interrupt signal is accepted during the execution of the first NOP instruction after the internal system clock is restarted, CPU is not released from the halt state. It is placed in IDLE 1/2 Mode again at "0" level during T4 state of the NOP instruction, stopping the internal system clock. If /INT signal is not at "0" level at the rise of T4 state, no interrupt request is accepted.

The halt release operation resets the IPC in IDLE1 Mode (Figure 38a) and in IDLE2 Mode (Figure 38b).




Figure 38. Halt Release Operation Timing By Reset in IDLE1/2 Mode

PS018201-0602

When /RESET signal at "0" level is input into the IPC, the internal system clock is restarted and the IPC will execute an instruction stored in address 0000H.

At time of /RESET signal input, it is necessary to take the same care as that in resetting the IPC in RUN Mode.

Halt release in STOP Mode (HALTM=10) by interrupt. The halt release operation by interrupt signal in STOP Mode is shown in Figure 39.




Figure 39. Halt Release Operation Timing By Interrupt Request Signal in STOP Mode

When the IPC receives an interrupt signal, the internal oscillator is restarted. To obtain stabilized oscillation, CLKOUT (and the internal system clock) are started after a start-up time of (2<sup>14</sup>+2.5) TcC (TcC: Clock Cycle) by the internal counter.

CPU executes one NOP instruction after the internal system clock is restarted. At the same time, it samples an interrupt signal at the rise of T4 state during the execution of this NOP instruction. If the interrupt signal is accepted, CPU executes the interrupt process operation from the next cycle. During interrupt signal input, it is necessary to take the same care as the interrupt signal input in IDLE1/2 Mode.

Halt release in STOP Mode (HALTM=10) by /RESET. When /RESET at "0" level is input into the IPC, the internal oscillator is restarted. However, the internal clock counter for warm-up does not operate. Therefore, the operation is not carried out properly due to unstable clock oscillation. It is necessary to hold /RESET at "0" level for sufficient time. The halt release operation by the IPC resetting in STOP Mode is shown in Figure 40. Memory Read or Write Cycles. Figure 42 shows the timing of memory read or write cycles other than an Op-code fetch (/M1) cycle. The /MREQ and /RD signals function like the Op-code fetch cycle.

In a memory write cycle, MREQ also becomes active when the Address Bus is stable. The MR line is active when the Data Bus is stable, so that it can be used directly as an R/W pulse to most semiconductor memories.





Figure 42. Memory Read or Write Cycle (See Table A)

,


**Input or Output Cycles.** Figure 43 shows the timing for an I/O read or I/O write operation. During I/O operations, the CPU automatically inserts a single Wait state ( $T_{w_{AV}}$ ). This extra Wait state allows sufficient time for an I/O port to decode the address from the port address lines.

When the CPU is accessing the on-chip I/O registers (PIO, CTC, SIO and system control registers), the data from/to these registers also appears on the data bus, or data bus is output during I/O cycle.



Note: T WA = One wait cycle automatically inserted by CPU


Figure 43. Input or Output Cycle (See Table A) Non-Maskable Interrupt Request Cycle. /NMI is sampled at the same time as the maskable interrupt input /INT, but has higher priority and cannot be disabled under software control. The subsequent timing is similar to that of a normal memory read operation except that data put on the bus by the memory is ignored. The CPU instead executes a restart (RST) operation and jumps to the /NMI service routine located at the address 0066H (Figure 45).



\* Although /NMI is an asynchronous input, to guarantee its being recognized on the following machine cycle, /NMI's falling edge must occur no later than the rising edge of the clock cycle preceding the last state of any instruction cycle ( $T_{\rm L}$ ).


Figure 45. Non-Maskable Interrupt Request Operation (See Table A) Bus Request/Acknowledge Cycle. The CPU samples /BUSREQ with the rising edge of the last clock period of any machine cycle (Figure 46). If /BUSREQ is active, the CPU sets its address, data, and /MREQ to Inputs, and /IORQ, /RD and /WR lines set to an input for on-chip

peripheral access from an external bus master with the rising edge of the next clock pulse. At that time, any external device can take control of these lines, usually to transfer data between memory and I/O devices.



2) T<sub>X</sub> = An arbitrary clock cycle used by requesting device

Figure 46. BUS Request/Acknowledge Cycle (See Table A)



Halt acknowledge cycle. Figure 47 shows the timing for Halt acknowledge cycle.

Although /NMI is an asynchronous input, to guarantee its being recognized on the following machine cycle, /NMI's falling edge must occur no later than the rising edge of the clock preceding the last state of any instruction cycle (TLI).


Figure 47. Halt Acknowledge (See Table A)

Reset Cycle. /RESET must be active for at least three clock cycles for the CPU to properly accept it. As long as /RESET remains active, the address and data buses float, and the control outputs are inactive.

Once /RESET goes inactive, two internal T cycles are consumed before the CPU resumes normal processing operation. /RESET clears the PC register, so the first op-code fetch location is 0000H (Figure 48).

Z84C13/C15 Only. If Reset output is disabled, /RESET must be active for at least three clock cycles for the CPU to properly accept it. Otherwise, /RESET must be active for at least two clock cycles and the on-chip reset circuit extends /RESET signal to at least a minimum of 16-clock cycles.

.



(a) XTAL1 Timing for External Clock Input

Figure 52. Clock Timing (See Table B)






Figure 53. On-chip Peripheral Timing from External Bus master

PS018201-0602



(b) Interrupt Acknowledge Cycle Timing for On-chip peripheral from External Bus master (See Table C)



(c) Op-code fetch Cycle Timing for On-chip peripheral from External Bus master (See Table C)

Figure 53. On-chip Peripheral Timing from External Bus master (Continued)

CTC Timing Figure 55 shows the timing for on-chip CTC.




Figure 55. Counter/Timer Timing (See Table E)


## **STANDARD TEST CONDITIONS**

The DC Characteristics and capacitance sections below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND (0V). Positive current flows into the referenced pin.

Available operating temperature range is:  $E = -40^{\circ}C$  to 100°C Voltage Supply Range:  $+4.50V \le Vcc \le +5.50V$ 

All AC parameters assume a load capacitance of 100 pf. Add 10 ns delay for each 50 pf increase in load up to a maximum of 150 pf for the data bus and 100 pf for address and control lines. AC timing measurements are referenced to 1.5 volts (except for clock, which is referenced to the 10% and 90% points). Maximum capacitive load for CLK is 125 pf.

The Ordering Information section lists temperature ranges and product numbers. Package drawings are in the Package Information section. Refer to the Literature List for additional documentation.





## CAPACITANCE

Guaranteed by design and characterization

Symbol	Parameter	Min	Max	Unit
C <sub>olock</sub>	Clock Capacitance	35	pF	
C <sub>n</sub>	Input Capacitance	5	pF	
C <sub>out</sub>	Output Capacitance	15	pF	

**DC CHARACTERISTICS**  $V_{cc}$ =5.0V ± 10%, unless otherwise specified

Symbol	Parameter	Min	Max	Unit	Condition
Volc	Clock Output High Voltage	V <sub>cc</sub> -0.6	·····	V	~2.0mA
V <sub>онс</sub>	Clock Output Low Voltage		0.4	V	+2.0mA
V <sub>HC</sub>	Clock Input High Voltage	V <sub>cc</sub> -0.6		V	
V	Clock Input Low Voltage	а. С	0.4	V	
V <sub>H</sub>	Input High Voltage	2.2	V <sub>cc</sub>	V	
V <sub>rL</sub>	Input Low Voltage	-0.3	0.8	V	
V <sub>ol</sub>	Output Low Voltage		0.4 [5]	V	l <sub>Lo</sub> =2.0mA
V <sub>oH1</sub>	Output High Voltage	2.4		v	I <sub>он</sub> =-1.6mA
V <sub>OH2</sub>	Output High Voltage	V <sub>∞</sub> -0.8 [5]		V	I <sub>он</sub> =-250µА
CC1	Power Supply Current				$V_{cc} = 5V$
	XTALIN =10MHz		50	mA	$V_{H} = V_{cc} - 0.2V$
	XTALIN = 6MHz		30	mA	V <sub>IL</sub> =0.2V
I <sub>CC2</sub>	Power Supply Current (STOP Mode)		50	μA	V <sub>cc</sub> =5V
I <sub>CC3</sub>	Power Supply Current (IDLE1 Mode)			•	$V_{\infty}^{\alpha}=5V$
	XTALIN =10MHz		6	mA	$V_{H} = V_{\infty} = 0.2V$
	XTALIN = 6MHz		4	mA	V <mark>⊮</mark> =0.2V
CC4	Power Supply Current (IDLE2 Mode)		······		V <sub>cc</sub> =5V
	XTALIN =10MHz		TBD [1]	mΑ	$V_{H}^{\infty} = V_{\infty} - 0.2V$
	XTALIN = 6MHz		TBD [1]	mA	V <b>"</b> "=0.2℃
Li Li	Input Leakage Current	-10	10 [4]	μA	V <sub>IN</sub> =0.4V to V <sub>cc</sub>
L(SY)	SYNC pin Leakage Current	-40	10	μA	V <sub>our</sub> =0.4V to V <sub>tc</sub>
ιο	3-state Output Leakage Current in Float Darlington Drive Current	-10	10 [2]	μA	$V_{out} = 0.4V$ to $V_{cc}$
онр	(Port B and CTC ZC/TO)	-1.5		mA	V <sub>oH</sub> =1.5V REXT = 390 Ohm

Notes: [1] Measurements made with outputs floating. [2] A15-A0, D7-D0, /MREQ, /IORQ, /RD and /WR. [3] I<sub>ccc</sub> Standby Current is guaranteed when the /HALT pin is low in STOP mode. [4] All Pins except XTALI, where I<sub>u</sub>=±25µA. [5] A15-A0, D7-D0, /MREQ, /IORQ, /RD, /WR, /HALT, /M1 and /BUSACK.

## AC CHARACTERISTICS (Continued)

			Z84X1306 Z84X1506		Z84X1310 Z84X1510		Z84C1316* Z84C1516			
No	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Note
41	TdCf(BUSACKr)	Clock Fall to /BASACK Rise Delay		90		75		40	ns	•
42	TdCr(Dz)	Clock Rise to Data Float Delay		80		65		40	ns	
43	TdCr(CTz)	Clock Rise to Control Outputs Float Delay								
		(/MREQ, /IORQ, /RD and /WR)		70		65		40	ns	
44	TdCr(Az)	Clock Rise to Address Float Delay		80		75		40	ns	
45	TdCTr(A)	Address Hold Time from	35**		20**			0	ns	•
		/MREQ, /IORQ, /RD or /WR						Ũ	10	
46	TsRESET(Cr)	/RESET to Clock Rise Setup Time	60		40		15		ns	
47	ThRESET(Cr)	/RESET to Clock Rise Hold Time	10		10		10		ns	
48	TsINTf(Cr)	/INT Fall to Clock Rise Setup Time	70		50		15		ns	
49	ThINTr(Cr)	/INT Rise to Clock Rise Hold Time	10		10	~	10		ns	•
50	TdM1f(IORQf)	/M1 Fall to /IORQ Fall Delay	359**		220**		100		ns	
51	TdCf(IORQf)	Clock Fall to /IORQ Fall Delay		70		55		45	ns	
52	TdCf(IORQr)	Clock Rise to /IORQ Rise Delay		70		55		45	ns	
53	TdCf(D)	Clock Fall to Data Valid Delay		130		110		75	ns	
54	TRDf(D)	/RD Fall to Output Data Valid		TBD		60		40	ns	•
55	Tdiorq(d)	/IORQ Fall to Output Data Valid		TBD		70		45	ns	
56	TWRESET	/RESET Pulse Width								
		013/015, or C13/C15 with RESET	3TcC		3TcC		3TcC		ns	
		Output Disabled								
57	TwRESETce	/RESET Pulse Width								•
		RESET Output Enabled	2TcC		2TcC		2TcC		ns	
58	Twresetdo	/RESET Drive Duration								
		RESET Output Enabled	16TcC		16TcC		16TcC	:	ns	
59	TwRESETpor	/RESET drive duration on								
		Power-On Sequence	10	75	10	75	10	75	ms	

Table A. CPU Timing (Continued)

Notes:

Notes:
\* 16 MHz Timings are preliminary and subject to change. Only C version
\*\* For clock period other than the minimum shown, calculate parameters using the formula on Table H.
[A1] These parameters apply to the external Clock input on CLKIN pin. For the cases where external Clock is fed from XTAL1, please refer to Table B.
[A2] For loading >= 50 pF, decrease width by 10 ns for each additional 50 pF.

•

Table H. Footnote to Table A.									
No	Symbol	Parameter	Z84X1306 Z84X1506	Z84X1310 Z84X1510	Z84C1316* Z84C1516				
1	TcC	TwCh + TwCl + TrC + TfC							
7	TdA(MREQf)	TwCh + TfC	-50	-50	-45				
10	TwMREQh	TwCh + TfC	-20	-20	-20				
11	TwMREQI	TcC	-30	-25	-25				
26	TdA(IORQf)	TcC	-55	-50	-50				
29	TdD(WRf)	TcC	-140	-60	-60				
31	TwWR	TcC	-30	-25	-25				
33	TdD(WRf)	TwCl + TrC	-140	-60	-60				
35	TdWRr(D)	TwCl + TrC	-55	-40	-25				
45	TdCTr(A)	TwCI + TrC	-50	-30	-30				
50	TdM1f(IORQf)	2TcC + TwCh + TfC	-50	-30	-30				

.

			Z84C Z84C		Z84C1310 Z84C1510		Z84C1316* Z84C1516			
No	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Note
1	TwPh	Pulse Width (High)	150		120		80		ns	
2	TwPl	Pulse Width (Low)	150		120		80		ns	
3	TcTxC	/TxC Cycle Time	250		200		120		ns	[F1]
4	TwTxCH	/TxC Width (High)	85		80		55		ns	
5	TwTxCL	/TxC Width (Low)	<b>8</b> 5		80		55		ns	
6	TrTxC	/TxC Rise Time		60		60		60	ns	
7	TfTxC	/TxC Fall Time		60		60		60	ns	
8	TdTxCf(TxD)	/TxC Fall to TxD Delay		160		120		40	ns	
9	TdTxCf(W/RRf) (Ready Mode)	/TxC Fall to /W//RDY Fall Delay	5	9	5	9	5	8	TcC	
10	TdTxCf(INTf)	/TxC Fall to /INT Fall Delay	5	9	5	9	5	9	TcC	
11	TcRxC	/RxC Cycle Time	250		200		120		ns	[F1]
12	TwRxCh	/RxC Width (High)	85		80		55		ns	
13	TwRxCl	/RxC Width (Low)	85		80		55		ΠS	
14	TrRxC	/RxC Rise Time		60		60		60	ЛS	
15	TfRxC	/RxC Fall Time		60		60		60	ns	
16	TsRxD(RxCr)	RxD to /RxC Rise Setup Time (X1 Mode)	0		0		0		ns	
17	ThRxCr(RxD)	/RxC Rise to RxD Hold Time (X1 Mode)	80		60			.40	ns	
18	TdRxCr(W/RRf)	/RxC Rise to /W//RDY Fall Delay (Ready Mode)	10	13	10	13	10	13	TcC	
19	TdRxCr(INTf)	/RxC Rise to /INT Fall Delay	10	13	10	13	10	13	TcC	
20	TdRxCr(SYNCf)	/RxC Rise to /SYNC Fall Delay (Output Modes)	4	7	4	7	4	7	TcC	
21	TsSYNCf(RxCr)	/SYNC Fall to /RxC Rise Setup (External Sync Modes)	-100		-100		-100		ns	[F2]
22	TdlOf(W/RRf)	/IORQ Fall or Valid Address to /W//RDY Delay (Wait Mode)		130		110		40	NS	[F2]
23	TdCr(W/RRf)	Clock Rise to /W//RDY Delay (Ready Mode)		85	<u> </u>	85		40	ΠS	[F2]
24	TdCf(W/Rz)	Clock Fall to /W//RDY Float Delay (Wait Mode)		90		80		40	ns	(F2)

.

Notes: [F1] In all modes, the System Clock rate must be at least five times the maximum data rate. [F2] Parameters 22 to 24 are on Figure 53a.

.