

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

E·XF

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	110592
Number of I/O	172
Number of Gates	600000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 100°C (TJ)
Package / Case	484-BGA
Supplier Device Package	484-FPBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/afs600-fgg484k

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Fusion Device Family Overview

- Clocking resources
 - PLL and CCC
 - RC oscillator
 - Crystal oscillator
 - No-Glitch MUX (NGMUX)
- Digital I/Os with advanced I/O standards
- FPGA VersaTiles
- Analog components
 - ADC
 - Analog I/Os supporting voltage, current, and temperature monitoring¹
 - 1.5 V on-board voltage regulator
 - Real-time counter

The FPGA core consists of a sea of VersaTiles. Each VersaTile can be configured as a three-input logic lookup table (LUT) equivalent or a D-flip-flop or latch (with or without enable) by programming the appropriate flash switch interconnections. This versatility allows efficient use of the FPGA fabric. The VersaTile capability is unique to the Microsemi families of flash-based FPGAs. VersaTiles and larger functions are connected with any of the four levels of routing hierarchy. Flash switches are distributed throughout the device to provide nonvolatile, reconfigurable interconnect programming. Maximum core utilization is possible for virtually any design.

In addition, extensive on-chip programming circuitry allows for rapid (3.3 V) single-voltage programming of Fusion devices via an IEEE 1532 JTAG interface.

Unprecedented Integration

Integrated Analog Blocks and Analog I/Os

Fusion devices offer robust and flexible analog mixed signal capability in addition to the highperformance flash FPGA fabric and flash memory block. The many built-in analog peripherals include a configurable 32:1 input analog MUX, up to 10 independent MOSFET gate driver outputs, and a configurable ADC. The ADC supports 8-, 10-, and 12-bit modes of operation with a cumulative sample rate up to 600 k samples per second (Ksps), differential nonlinearity (DNL) less than 1.0 LSB, and total unadjusted error (TUE) of 0.72 LSB in 10-bit mode. The TUE is used for characterization of the conversion error and includes errors from all sources, such as offset and linearity. Internal bandgap circuitry offers 1% voltage reference accuracy with the flexibility of utilizing an external reference voltage. The ADC channel sampling sequence and sampling rate are programmable and implemented in the FPGA logic using Designer and Libero SoC software tool support.

Two channels of the 32-channel ADC MUX are dedicated. Channel 0 is connected internally to VCC and can be used to monitor core power supply. Channel 31 is connected to an internal temperature diode which can be used to monitor device temperature. The 30 remaining channels can be connected to external analog signals. The exact number of I/Os available for external connection signals is device-dependent (refer to Table 1 on page I for details).

With Fusion, Microsemi also introduces the Analog Quad I/O structure (Figure 1-1 on page 1-5). Each quad consists of three analog inputs and one gate driver. Each quad can be configured in various built-in circuit combinations, such as three prescaler circuits, three digital input circuits, a current monitor circuit, or a temperature monitor circuit. Each prescaler has multiple scaling factors programmed by FPGA signals to support a large range of analog inputs with positive or negative polarity. When the current monitor circuit is selected, two adjacent analog inputs measure the voltage drop across a small external sense resistor. For more information, refer to the "Analog System Characteristics" section on page 2-117 for more information. Built-in operational amplifiers amplify small voltage signals for accurate current measurement. One analog input in each quad can be connected to an external temperature monitor

^{1.} For additional details, refer to the "Device Architecture" section on page 2-1 and the "DC and Power Characteristics" section on page 3-1.



Global Buffers with Programmable Delay

The CLKDLY macro is a pass-through clock source that does not use the PLL, but provides the ability to delay the clock input using a programmable delay (Figure 2-21). The CLKDLY macro takes the selected clock input and adds a user-defined delay element. This macro generates an output clock phase shift from the input clock.

The CLKDLY macro can be driven by an INBUF macro to create a composite macro, where the I/O macro drives the global buffer (with programmable delay) using a hardwired connection. In this case, the I/O must be placed in one of the dedicated global I/O locations.

Many specific INBUF macros support the wide variety of single-ended and differential I/O standards supported by the Fusion family. The available INBUF macros are described in the *IGLOO*, *ProASIC3*, *SmartFusion*, and *Fusion Macro Library Guide*.

The CLKDLY macro can be driven directly from the FPGA core.

The CLKDLY macro can also be driven from an I/O that is routed through the FPGA regular routing fabric. In this case, users must instantiate a special macro, PLLINT, to differentiate from the hardwired I/O connection described earlier.

The visual CLKDLY configuration in the SmartGen part of the Libero SoC and Designer tools allows the user to select the desired amount of delay and configures the delay elements appropriately. SmartGen also allows the user to select the input clock source. SmartGen will automatically instantiate the special macro, PLLINT, when needed.



Figure 2-21 • Fusion CCC Options: Global Buffers with Programmable Delay



1.5 V Voltage Regulator

The 1.5 V voltage regulator uses an external pass transistor to generate 1.5 V from a 3.3 V supply. The base of the pass transistor is tied to PTBASE, the collector is tied to 3.3 V, and an emitter is tied to PTBASE and the 1.5 V supplies of the Fusion device. Figure 2-27 on page 2-31 shows the hook-up of the 1.5 V voltage regulator to an external pass transistor.

Microsemi recommends using a PN2222A or 2N2222A transistor. The gain of such a transistor is approximately 25, with a maximum base current of 20 mA. The maximum current that can be supported is 0.5 A. Transistors with different gain can also be used for different current requirements.

Table 2-17 •	Electrical	Characteristics

Symbol	Parameter	Condition		Min	Typical	Max	Units
V _{OUT}	Output Voltage	T _J = 25°C		1.425	1.5	1.575	V
I _{CC33A}	Operation Current	T _J = 25°C	$I_{LOAD} = 1 \text{ mA}$ $I_{LOAD} = 100 \text{ mA}$ $I_{LOAD} = 0.5 \text{ A}$		11 11 30		mA mA mA
Δ_{VOUT}	Load Regulation	T _J = 25°C	I _{LOAD} = 1 mA to 0.5 A		90		mV
	Line Regulation	T _J = 25°C	VCC33A = 2.97 V to 3.63 V I_{LOAD} = 1 mA VCC33A = 2.97 V to 3.63 V I_{LOAD} = 100 mA VCC33A = 2.97 V to 3.63 V I_{LOAD} = 500 mA		10.6 12.1 10.6		mV/V mV/V mV/V
	Dropout Voltage*	T _J = 25°C	$I_{LOAD} = 1 \text{ mA}$ $I_{LOAD} = 100 \text{ mA}$ $I_{LOAD} = 0.5 \text{ A}$		0.63 0.84 1.35		V V V
I _{PTBASE}	PTBase Current	T _J = 25°C	$I_{LOAD} = 1 \text{ mA}$ $I_{LOAD} = 100 \text{ mA}$ $I_{LOAD} = 0.5 \text{ A}$		48 736 12	20	μΑ μΑ mA

VCC33A = 3.3 V

Note: *Data collected with 2N2222A.

Flash Memory Block Addressing

Figure 2-34 shows a graphical representation of the flash memory block.



Figure 2-34 • Flash Memory Block Organization

Each FB is partitioned into sectors, pages, blocks, and bytes. There are 64 sectors in an FB, and each sector contains 32 pages and 1 spare page. Each page contains 8 data blocks and 1 auxiliary block. Each data block contains 16 bytes of user data, and the auxiliary block contains 4 bytes of user data. Addressing for the FB is shown in Table 2-19.

Table 2-19 •	FB Address	Bit Allocation	ADDR[17:0]
	I D Additooo	Bit Anouation	ABBIQ 11.0

17	12	11	7	6	4	3	0
Sec	ctor	Pa	ge	Blo	ock	Ву	/te

When the spare page of a sector is addressed (SPAREPAGE active), ADDR[11:7] are ignored.

When the Auxiliary block is addressed (AUXBLOCK active), ADDR[6:2] are ignored.

Note: The spare page of sector 0 is unavailable for any user data. Writes to this page will return an error, and reads will return all zeroes.





Figure 2-52 • RAM Write, Output Retained. Applicable to Both RAM4K9 and RAM512x18.



Figure 2-53 • RAM Write, Output as Write Data. Applicable to Both RAM4K9 Only.



Analog-to-Digital Converter Block

At the heart of the Fusion analog system is a programmable Successive Approximation Register (SAR) ADC. The ADC can support 8-, 10-, or 12-bit modes of operation. In 12-bit mode, the ADC can resolve 500 ksps. All results are MSB-justified in the ADC. The input to the ADC is a large 32:1 analog input multiplexer. A simplified block diagram of the Analog Quads, analog input multiplexer, and ADC is shown in Figure 2-78 on page 2-96. The ADC offers multiple self-calibrating modes to ensure consistent high performance both at power-up and during runtime.



Figure 2-78 • ADC Block Diagram



(conversion that starts before a previously started conversion is finished). The total time for calibration still remains 3,840 ADCCLK cycles.

ADC Configuration Example

This example shows how to choose the correct settings to achieve the fastest sample time in 10-bit mode for a system that runs at 66 MHz. Assume the acquisition times defined in Table 2-43 on page 2-108 for 10-bit mode, which gives $0.549 \ \mu s$ as a minimum hold time.

The period of SYSCLK: $t_{SYSCLK} = 1/66$ MHz = 0.015 μ s

Choosing TVC between 1 and 33 will meet the maximum and minimum period for the ADCCLK requirement. A higher TVC leads to a higher ADCCLK period.

The minimum TVC is chosen so that $t_{distrib}$ and $t_{post-cal}$ can be run faster. The period of ADCCLK with a TVC of 1 can be computed by EQ 24.

$$t_{ADCCLK} = 4 \times (1 + TVC) \times t_{SYSCLK} = 4 \times (1 + 1) \times 0.015 \ \mu s = 0.12 \ \mu s$$

EQ 24

The STC value can now be computed by using the minimum sample/hold time from Table 2-43 on page 2-108, as shown in EQ 25.

STC =
$$\frac{t_{sample}}{t_{ADCCLK}} - 2 = \frac{0.549 \ \mu s}{0.12 \ \mu s} - 2 = 4.575 - 2 = 2.575$$

EQ 25

You must round up to 3 to accommodate the minimum sample time requirement. The actual sample time, t_{sample} , with an STC of 3, is now equal to 0.6 μ s, as shown in EQ 26

$$t_{sample} = (2 + STC) \times t_{ADCCLK} = (2 + 3) \times t_{ADCCLK} = 5 \times 0.12 \ \mu s = 0.6 \ \mu s$$

EQ 26

Microsemi recommends post-calibration for temperature drift over time, so post-calibration is enabled. The post-calibration time, $t_{post-cal}$, can be computed by EQ 27. The post-calibration time is 0.24 μ s.

$$t_{post-cal} = 2 \times t_{ADCCLK} = 0.24 \ \mu s$$

EQ 27

The distribution time, $t_{distrib}$, is equal to 1.2 µs and can be computed as shown in EQ 28 (N is number of bits, referring back to EQ 8 on page 2-94).

$$t_{distrib} = N \times t_{ADCCLK} = 10 \times 0.12 = 1.2 \ \mu s$$

EQ 28

The total conversion time can now be summated, as shown in EQ 29 (referring to EQ 23 on page 2-109).

 $t_{sync_read} + t_{sample} + t_{distrib} + t_{post_cal} + t_{sync_write} = (0.015 + 0.60 + 1.2 + 0.24 + 0.015) \ \mu s = 2.07 \ \mu s = 2$

The optimal setting for the system running at 66 MHz with an ADC for 10-bit mode chosen is shown in Table 2-46:

Table 2-46 • Optimal Setting at 66 MHz in 10-Bit Mode

TVC[7:0]	= 1	= 0x01
STC[7:0]	= 3	= 0x03
MODE[3:0]	= b'0100	= 0x4*

Note: No power-down after every conversion is chosen in this case; however, if the application is power-sensitive, the MODE[2] can be set to '0', as described above, and it will not affect any performance.

Microsemi

Device Architecture

Table 2-49 • Analog Channel Specifications (continued)

Extended Temperature Range Conditions, $T_J = 100^{\circ}C$ (unless noted otherwise), Typical: VCC33A = 3.3 V, VCC = 1.5 V

Parameter	Description	Condition	Min.	Тур.	Max.	Units
Temperature Mo	nitor Using Analog Pad	AT				•
External	Resolution	8-bit ADC 4			°C	
Temperature Monitor		10-bit ADC		1		°C
(external diode		12-bit ADC		0.2	5	°C
2N3904,	Systematic Offset ⁵	AFS090, AFS250, uncalibrated ⁷		5		°C
$I_{\rm J} = 25^{\circ} {\rm C}$)		AFS090, AFS250, calibrated ⁷		0		°C
		AFS600, AFS1500, uncalibrated ⁷		Typ. Max. Unit 4 $^{\circ}$ C 1 $^{\circ}$ C 0.25 $^{\circ}$ C 5 $^{\circ}$ C 0 $^{\circ}$ C 11 $^{\circ}$ C 0 $^{\circ}$ C 11 $^{\circ}$ C 11 $^{\circ}$ C 10 μ A 100 μ A 100 μ A 100 μ C 1.3 nF 0 $^{\circ}$ C 5 $^{\circ}$ C 0 $^{\circ}$ C 1.3 nF 0 $^{\circ}$ C 11 $^{\circ}$ C 5 $^{\circ}$ C 11 $^{\circ}$ C 11 $^{\circ}$ C 11 $^{\circ}$ C 11 $^{\circ}$ C 105 μ K 105 μ K	°C	
		AFS600, AFS1500, calibrated ⁷		0		°C
	Accuracy			±3	±5	°C
	External Sensor Source	High level, TMSTBx = 0		10		μA
	Current	Low level, TMSTBx = 1		100		μA
	Max Capacitance on AT pad				1.3	nF
Internal	Resolution	8-bit ADC	4			°C
Temperature Monitor		10-bit ADC	1			°C
Wornton		12-bit ADC	0.25			°C
	Systematic Offset ⁵	AFS090, AFS250, uncalibrated ⁷		5		°C
		AFS090, AFS250, calibrated ⁷		0		°C
		AFS600, AFS1500 uncalibrated ⁷		11		°C
		AFS600, AFS1500 calibrated ⁷		0		°C
	Accuracy			±3	±5	°C
t _{TMSHI}	Strobe High time		10		105	μs
t _{TMSLO}	Strobe Low time		5			μs
t _{TMSSET}	Settling time		5			μs

Notes:

1. VRSM is the maximum voltage drop across the current sense resistor.

- Analog inputs used as digital inputs can tolerate the same voltage limits as the corresponding analog pad. There is no reliability concern on digital inputs as long as V_{IND} does not exceed these limits.
- 3. VIND is limited to VCC33A + 0.2 to allow reaching 10 MHz input frequency.
- 4. An averaging of 1,024 samples (LPF setting in Analog System Builder) is required and the maximum capacitance allowed across the AT pins is 500 pF.
- 5. The temperature offset is a fixed positive value.
- 6. The high current mode has a maximum power limit of 20 mW. Appropriate current limit resistors must be used, based on voltage on the pad.
- 7. When using SmartGen Analog System Builder, CalibIP is required to obtain 0 offset. For further details on CalibIP, refer to the "Temperature, Voltage, and Current Calibration in Fusion FPGAs" chapter of the Fusion FPGA Fabric User's Guide.

Parameter	Description	Condition	Min.	Тур.	Max.	Units
Temperatu	re Monitor					
	Resolution			1		°C
	Accuracy			5	± 10	°C
VMPWT	Strobe	Minimum Pulse Width	10			μs
Analog Inp	ut as a Digital Input					
VIND	Input voltage		-0.2		AVDD + 0.2	V
VHYSDIN	Hysteresis			0.3		V
VIHDIN	Input High			1.2		V
VILDIN	Input Low			0.9		V
VMPWDIN	Minimum pulse width		100			nS
I _{STBDIN}	Standby current				20	nA
I _{DYNDIN}	Dynamic current				20	μA
t _{INDIN}	Input delay			10		nS
Analog Ou	Itput Pad (G pad)				-	-
VG	Voltage Range		-12		12	V
IG	Minimum output current	High current mode at 1.0 V		25		mA
	drive	Low current mode—1 µA		1		μA
		Low current mode—3 µA		3		μA
		Low current mode—10 µA		10		μA
		Low current mode—30 µA		30		μA
IOFFG	Maximum Off Current			100		μA

Table 2-50 • Electrical Characteristics (continued)

Notes:

1. The sample rate is time-shared among active analog inputs.

2. The input voltage range for the temperature monitor block prescaler is 0 to 12 V.

3. VRSM is the maximum voltage drop across the current sense resistor.





Eiguro 2 08 .	Eucion Dro I/O	Bank Dotail Showing	VDEE Minihanka	(north side (AFAEGGOO and AEG1500)
rigule 2-90 ·	FUSION FIO I/O	Dank Detail Showing		(north side o	JIAF 3000 anu AF 31300)

Table 2-67 •	I/O Standards	Supported	by Bank	Туре
--------------	---------------	-----------	---------	------

I/O Bank	Single-Ended I/O Standards	Differential I/O Standards	Voltage-Referenced	Hot- Swap
Advanced I/O	LVTTL/LVCMOS 3.3 V, LVCMOS 2.5 V / 1.8 V / 1.5 V, LVCMOS 2.5/5.0 V, 3.3 V PCI / 3.3 V PCI-X	LVPECL and LVDS	-	-
Pro I/O	LVTTL/LVCMOS 3.3 V, LVCMOS 2.5 V / 1.8 V / 1.5 V, LVCMOS 2.5/5.0 V, 3.3 V PCI / 3.3 V PCI-X	LVPECL and LVDS	GTL+ 2.5 V / 3.3 V, GTL 2.5 V / 3.3 V, HSTL Class I and II, SSTL2 Class I and II, SSTL3 Class I and II	Yes



Specification	Performance Up To
LVTTL/LVCMOS 3.3 V	200 MHz
LVCMOS 2.5 V	250 MHz
LVCMOS 1.8 V	200 MHz
LVCMOS 1.5 V	130 MHz
PCI	200 MHz
PCI-X	200 MHz
HSTL-I	300 MHz
HSTL-II	300 MHz
SSTL2-I	300 MHz
SSTL2-II	300 MHz
SSTL3-I	300 MHz
SSTL3-II	300 MHz
GTL+ 3.3 V	300 MHz
GTL+ 2.5 V	300 MHz
GTL 3.3 V	300 MHz
GTL 2.5 V	300 MHz
LVDS	350 MHz
LVPECL	300 MHz

Table 2-73 • Maximum I/O Frequency for Single-Ended, Voltage-Referenced, and Differential I/Os; All I/O Bank Types (maximum drive strength and high slew selected)

Table 2-74 • Maximum I/O Frequency for Single-Ended and Differential I/Os for Advanced I/Os (maximum drive strength and high slew selected)

Specification	Performance Up To
LVTTL/LVCMOS 3.3 V	250 MHz
LVCMOS 2.5 V	300 MHz
LVCMOS 1.8 V	250 MHz
LVCMOS 1.5 V	180 MHz
PCI	300 MHz
PCI-X	300 MHz
LVDS	350 MHz
LVPECL	300 MHz



Table 2-78 • Comparison Table for 5 V–Compliant Receiver Scheme

Scheme	Board Components	Speed	Current Limitations
1	Two resistors	Low to high ¹	Limited by transmitter's drive strength
2	Resistor and Zener 3.3 V	Medium	Limited by transmitter's drive strength
3	Bus switch	High	N/A
4	Minimum resistor value ² R = 47 Ω at T _J = 70°C R = 150 Ω at T _J = 85°C R = 420 Ω at T _J = 100°C	Medium	Maximum diode current at 100% duty cycle, signal constantly at '1' 52.7 mA at $T_J = 70^{\circ}$ C / 10-year lifetime 16.5 mA at $T_J = 85^{\circ}$ C / 10-year lifetime 5.9 mA at $T_J = 100^{\circ}$ C / 10-year lifetime For duty cycles other than 100%, the currents can be increased by a factor = 1 / (duty cycle). Example: 20% duty cycle at 70°C Maximum current = (1 / 0.2) * 52.7 mA = 5 * 52.7 mA = 263.5 mA

Notes:

1. Speed and current consumption increase as the board resistance values decrease.

2. Resistor values ensure I/O diode long-term reliability.





Result: No Bus Contention

Figure 2-111 • Timing Diagram (with skew circuit selected)

Weak Pull-Up and Weak Pull-Down Resistors

Fusion devices support optional weak pull-up and pull-down resistors for each I/O pin. When the I/O is pulled up, it is connected to the VCCI of its corresponding I/O bank. When it is pulled down, it is connected to GND. Refer to Table 2-95 on page 2-171 for more information.

Slew Rate Control and Drive Strength

Fusion devices support output slew rate control: high and low. The high slew rate option is recommended to minimize the propagation delay. This high-speed option may introduce noise into the system if appropriate signal integrity measures are not adopted. Selecting a low slew rate reduces this kind of noise but adds some delays in the system. Low slew rate is recommended when bus transients are expected. Drive strength should also be selected according to the design requirements and noise immunity of the system.

The output slew rate and multiple drive strength controls are available in LVTTL/LVCMOS 3.3 V, LVCMOS 2.5 V, LVCMOS 2.5 V, 5.0 V input, LVCMOS 1.8 V, and LVCMOS 1.5 V. All other I/O standards have a high output slew rate by default.

For Fusion slew rate and drive strength specifications, refer to the appropriate I/O bank table:

- Fusion Advanced I/O (Table 2-79 on page 2-153)
- Fusion Pro I/O (Table 2-80 on page 2-153)

Table 2-83 on page 2-156 lists the default values for the above selectable I/O attributes as well as those that are preset for each I/O standard.

User I/O Naming Convention

Due to the comprehensive and flexible nature of Fusion device user I/Os, a naming scheme is used to show the details of the I/O (Figure 2-112). The name identifies to which I/O bank it belongs, as well as the pairing and pin polarity for differential I/Os.

I/O Nomenclature = Gmn/IOuxwByVz

Gmn is only used for I/Os that also have CCC access—i.e., global pins.

- G = Global
- m = Global pin location associated with each CCC on the device: A (northwest corner), B (northeast corner), C (east middle), D (southeast corner), E (southwest corner), and F (west middle).
- n = Global input MUX and pin number of the associated Global location m, either A0, A1, A2, B0, B1, B2, C0, C1, or C2. Figure 2-22 on page 2-25 shows the three input pins per clock source MUX at CCC location m.
- u = I/O pair number in the bank, starting at 00 from the northwest I/O bank and proceeding in a clockwise direction.
- x = P (Positive) or N (Negative) for differential pairs, or R (Regular single-ended) for the I/Os that support single-ended and voltage-referenced I/O standards only. U (Positive-LVDS only) or V (Negative-LVDS only) restrict the I/O differential pair from being selected as an LVPECL pair.
- w = D (Differential Pair), P (Pair), or S (Single-Ended). D (Differential Pair) if both members of the pair are bonded out to adjacent pins or are separated only by one GND or NC pin; P (Pair) if both members of the pair are bonded out but do not meet the adjacency requirement; or S (Single-Ended) if the I/O pair is not bonded out. For Differential (D) pairs, adjacency for ball grid packages means only vertical or horizontal. Diagonal adjacency does not meet the requirements for a true differential pair.
- B = Bank
- y = Bank number (0–3). The Bank number starts at 0 from the northwest I/O bank and proceeds in a clockwise direction.
- V = Reference voltage
- z = Minibank number



Figure 2-112 • Naming Conventions of Fusion Devices with Four I/O Banks





Figure 2-115 • Output Buffer Model and Delays (example)



Table 2-91 •	Summary of I/O Timing Characteristics – Software Default Settings, Extended Temperature Case
	Conditions: T _J = 100°C, Worst Case VCC = 1.425 V, Worst Case VCCI as Per Configuration
	Applicable to Pro I/O Banks

I/O Standard	Drive Strength (mA)	Slew Rate	Capacitive Load (pF)	External Resistor (Ohm)	t pouT	top	t _{DIN}	tev	tpys	teour	t _{zL}	tzн	t _{LZ}	t _{HZ}	tzLS	t _{zHS}	Units
3.3 V LVTTL/ 3.3 V LVCMOS	12 mA	High	35	-	0.51	2.89	0.03	0.95	1.23	0.33	2.94	2.26	2.58	2.85	4.70	4.02	ns
2.5 V LVCMOS	12 mA	High	35	-	0.51	2.95	0.03	1.19	1.31	0.33	3.00	2.75	2.65	2.75	4.76	4.51	ns
1.8 V LVCMOS	12 mA	High	35	-	0.51	2.99	0.03	1.14	1.50	0.33	2.83	2.40	2.91	3.21	4.60	4.16	ns
1.5 V LVCMOS	12 mA	High	35	-	0.51	3.21	0.03	1.13	1.69	0.33	3.27	2.82	3.11	3.31	5.03	4.58	ns
3.3 V PCI	Per PCI spec	High	10	25 ²	0.51	2.21	0.03	0.83	1.32	0.33	2.25	1.57	2.58	2.85	4.01	3.33	ns
3.3 V PCI-X	Per PCI- X spec	High	10	25 ²	0.51	2.21	0.03	0.81	1.24	0.33	2.25	1.57	2.58	2.85	4.01	3.33	ns
3.3 V GTL	20 mA	High	10	25	0.51	1.63	0.03	2.31	_	0.33	1.60	1.63			3.36	3.40	ns
2.5 V GTL	20 mA	High	10	25	0.51	1.68	0.03	1.93	-	0.33	1.70	1.68			3.46	3.44	ns
3.3 V GTL+	35 mA	High	10	25	0.51	1.62	0.03	1.25	-	0.33	1.65	1.62			3.41	3.38	ns
2.5 V GTL+	33mA	High	10	25	0.51	1.74	0.03	1.19	-	0.33	1.77	1.65			3.53	3.41	ns
HSTL (I)	8 mA	High	20	50	0.51	2.50	0.03	1.67	I	0.33	2.55	2.48			4.31	4.24	ns
HSTL (II)	15 mA	High	20	25	0.51	2.38	0.03	1.67	1	0.33	2.43	2.14			4.19	3.90	ns
SSTL2 (I)	17 mA	High	30	50	0.51	1.68	0.03	1.05	1	0.33	1.71	1.45			3.47	3.22	ns
SSTL2 (II)	21 mA	High	30	25	0.51	1.71	0.03	1.05	1	0.33	1.74	1.39			3.50	3.15	ns
SSTL3 (I)	16 mA	High	30	50	0.51	1.82	0.03	0.99	-	0.33	1.85	1.45			3.61	3.21	ns
SSTL3 (II)	24 mA	High	30	25	0.51	1.63	0.03	0.99	—	0.33	1.66	1.32			3.42	3.08	ns
LVDS	24 mA	High	-	-	0.51	1.48	0.03	1.47	_	_	_	_	_	_	_	-	ns
LVPECL	24 mA	High	-	-	0.51	1.42	0.03	1.29	_	_	_	_	_	_	_	-	ns

Notes:

1. For the derating values at specific junction temperature and voltage-supply levels, refer to Table 3-7 on page 3-10.

2. Resistance is used to measure I/O propagation delays as defined in PCI specifications. See Figure 2-100 on page 2-140 for connectivity. This resistor is not required during normal operation.

	Drive Strength	IOSH (mA)*	IOSL (mA)*
2.5 V LVCMOS	2 mA	16	18
	4 mA	16	18
	6 mA	32	37
	8 mA	32	37
	12 mA	65	74
	16 mA	83	87
	24 mA	169	124
1.8 V LVCMOS	2 mA	9	11
	4 mA	17	22
	6 mA	35	44
	8 mA	45	51
	12 mA	91	74
	16 mA	91	74
1.5 V LVCMOS	2 mA	13	16
	4 mA	25	33
	6 mA	32	39
	8 mA	66	55
	12 mA	66	55
3.3 V PCI/PCI-X	Per PCI/PCI-X specification	103	109

Table 2-96 •	I/O Short Currents IOSH/IOSL	(continued))

Note: *T_J = 100°C

The length of time an I/O can withstand I_{OSH}/I_{OSL} events depends on the junction temperature. The reliability data below is based on a 3.3 V, 36 mA I/O setting, which is the worst case for this type of analysis.

For example, at 100°C, the short current condition would have to be sustained for more than six months to cause a reliability concern. The I/O design does not contain any short circuit protection, but such protection would only be needed in extremely prolonged stress conditions.



Thermal Characteristics

Introduction

The temperature variable in the Microsemi Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption will cause the chip's junction temperature to be higher than the ambient, case, or board temperatures. EQ 1 through EQ 3 give the relationship between thermal resistance, temperature gradient, and power.

 θ_{J}

$$\theta_{JA} = \frac{T_J - \theta_A}{P}$$

EQ 1

$$\theta_{\mathsf{JB}} = \frac{\mathsf{T}_{\mathsf{J}} - \mathsf{T}_{\mathsf{B}}}{\mathsf{P}}$$

EQ 2

EQ 3

$$c = \frac{T_J - T_C}{P}$$

where

- θ_{JA} = Junction-to-air thermal resistance
- θ_{JB} = Junction-to-board thermal resistance
- θ_{JC} = Junction-to-case thermal resistance
- T_J = Junction temperature
- T_A = Ambient temperature
- T_B = Board temperature (measured 1.0 mm away from the package edge)
- T_C = Case temperature
- P = Total power dissipated by the device

Table 3-6 • Package Thermal Resistance

Product	Still Air	1.0 m/s	2.5 m/s	θ_{JC}	θ_{JB}	Units
AFS600-FG256	28.9	25.2	23.5	6.8	19.9	°C/W
AFS1500-FG256	23.3	19.6	18.0	4.3	14.2	°C/W
AFS600-FG484	21.8	18.2	16.7	7.7	16.8	°C/W
AFS1500-FG484	21.6	16.8	15.2	5.6	14.9	°C/W
AFS1500-FG676	TBD	TBD	TBD	TBD	TBD	°C/W



DC and Power Characteristics

Parameter	Description	Conditions	Temp.	Min.	Тур.	Max.	Unit
IJTAG	JTAG I/O quiescent	Operational standby ⁴ ,	T _J = 25°C		80	100	μA
	current	VJTAG = 3.63 V	T _J = 85°C		80	100	μA
			T _J = 100°C		80	100	μA
		Standby mode ⁵ or Sleep mode ⁶ , VJTAG = 0 V			0	0	μA
IPP	Programming supply	Non-programming mode,	T _J = 25°C		39	80	μA
	current	VPUMP = 3.63 V	T _J = 85°C		40	80	μA
			T _J = 100°C		40	80	μA
		Standby mode ⁵ or Sleep mode ⁶ , VPUMP = 0 V			0	0	μA
ICCNVM	Embedded NVM	Reset asserted, VCCNVM = 1.575 V	T _J = 25°C		50	150	μA
	current		T _J =85°C		50	150	μA
			T _J = 100°C		50	150	μA
ICCPLL	1.5 V PLL quiescent	Operational standby,	T _J = 25°C		130	200	μA
	current	VCCPLL = 1.575 V	T _J = 85°C		130	200	μA
			T _J = 100°C		130	200	μA

Table 3-8 •	AFS1500 Quiescent	Supply Current	Characteristics	(continued)
-------------	-------------------	-----------------------	-----------------	-------------

Notes:

2. ICC33A includes ICC33A, ICC33PMP, and ICCOSC.

3. ICCI includes all ICCI0, ICCI1, ICCI2, and ICCI4.

4. Operational standby is when the Fusion device is powered up, all blocks are used, no I/O is toggling, Voltage Regulator is loaded with 200 mA, VCC33PMP is ON, XTAL is ON, and ADC is ON.

5. XTAL is configured as high gain, VCC = VJTAG = VPUMP = 0 V.

6. Sleep Mode, VCC = VJTAG = VPUMP = 0 V. Sleep mode is not supported between -40° C and -55° C

^{1.} ICC is the 1.5 V power supplies, ICC and ICC15A.

Extended Temperature Fusion Family of Mixed Signal FPGAs

RC Oscillator Dynamic Contribution—P_{RC-OSC}

Operating Mode

 $P_{RC-OSC} = PAC19$

Standby Mode and Sleep Mode

 $P_{RC-OSC} = 0 W$

Analog System Dynamic Contribution—P_{AB}

Operating Mode

P_{AB} = PAC20

Standby Mode and Sleep Mode

 $P_{AB} = 0 W$

Guidelines

Toggle Rate Definition

A toggle rate defines the frequency of a net or logic element relative to a clock. It is a percentage. If the toggle rate of a net is 100%, this means that the net switches at half the clock frequency. Below are some examples:

- The average toggle rate of a shift register is 100%, as all flip-flop outputs toggle at half of the clock frequency.
- The average toggle rate of an 8-bit counter is 25%:
 - Bit 0 (LSB) = 100%
 - Bit 1 = 50%
 - Bit 2 = 25%
 - ...
 - Bit 7 (MSB) = 0.78125%
 - Average toggle rate = (100% + 50% + 25% + 12.5% + . . . 0.78125%) / 8.

Enable Rate Definition

Output enable rate is the average percentage of time during which tristate outputs are enabled. When non-tristate output buffers are used, the enable rate should be 100%.

Table 3-14 • Toggle Rate Gu	uidelines Recommended	for Power Calculation
-----------------------------	-----------------------	-----------------------

Component	Component Definition			
α ₁	Toggle rate of VersaTile outputs	10%		
α ₂	I/O buffer toggle rate	10%		

Table 3-15 • Enable Rate Guidelines Recommended for Power Calculation

Component	Definition	Guideline
β ₁	I/O output buffer enable rate	100%
β ₂	RAM enable rate for read operations	12.5%
β ₃	RAM enable rate for write operations	12.5%
β ₄	NVM enable rate for read operations	0%