

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

E·XFI

| Product Status                 | Active   |
|--------------------------------|--|
| Number of LABs/CLBs            |  |
| Number of Logic Elements/Cells | -  |
| Total RAM Bits                 | 276480   |
| Number of I/O                  | 119  |
| Number of Gates                | 1500000  |
| Voltage - Supply               | 1.425V ~ 1.575V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | -55°C ~ 100°C (TJ)   |
| Package / Case                 | 256-LBGA   |
| Supplier Device Package        | 256-FPBGA (17x17)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/microchip-technology/m1afs1500-fg256k |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## **Routing Architecture**

The routing structure of Fusion devices is designed to provide high performance through a flexible fourlevel hierarchy of routing resources: ultra-fast local resources; efficient long-line resources; high-speed very-long-line resources; and the high-performance VersaNet networks.

The ultra-fast local resources are dedicated lines that allow the output of each VersaTile to connect directly to every input of the eight surrounding VersaTiles (Figure 2-8). The exception to this is that the SET/CLR input of a VersaTile configured as a D-flip-flop is driven only by the VersaNet global network.

The efficient long-line resources provide routing for longer distances and higher-fanout connections. These resources vary in length (spanning one, two, or four VersaTiles), run both vertically and horizontally, and cover the entire Fusion device (Figure 2-9 on page 2-9). Each VersaTile can drive signals onto the efficient long-line resources, which can access every input of every VersaTile. Active buffers are inserted automatically by routing software to limit loading effects.

The high-speed very-long-line resources, which span the entire device with minimal delay, are used to route very long or high-fanout nets: length  $\pm 12$  VersaTiles in the vertical direction and length  $\pm 16$  in the horizontal direction from a given core VersaTile (Figure 2-10 on page 2-10). Very long lines in Fusion devices, like those in ProASIC3 devices, have been enhanced. This provides a significant performance boost for long-reach signals.

The high-performance VersaNet global networks are low-skew, high-fanout nets that are accessible from external pins or from internal logic (Figure 2-11 on page 2-11). These nets are typically used to distribute clocks, reset signals, and other high-fanout nets requiring minimum skew. The VersaNet networks are implemented as clock trees, and signals can be introduced at any junction. These can be employed hierarchically, with signals accessing every input on all VersaTiles.



Note: Input to the core cell for the D-flip-flop set and reset is only available via the VersaNet global network connection.





## **Clock Aggregation**

Clock aggregation allows for multi-spine clock domains. A MUX tree provides the necessary flexibility to allow long lines or I/Os to access domains of one, two, or four global spines. Signal access to the clock aggregation system is achieved through long-line resources in the central rib, and also through local resources in the north and south ribs, allowing I/Os to feed directly into the clock system. As Figure 2-14 indicates, this access system is contiguous.

There is no break in the middle of the chip for north and south I/O VersaNet access. This is different from the quadrant clocks, located in these ribs, which only reach the middle of the rib. Refer to the *Using Global Resources in Actel Fusion Devices* application note.



Figure 2-14 • Clock Aggregation Tree Architecture

## PLL Macro

The PLL functionality of the clock conditioning block is supported by the PLL macro. Note that the PLL macro reference clock uses the CLKA input of the CCC block, which is only accessible from the global A[2:0] package pins. Refer to Figure 2-22 on page 2-25 for more information.

The PLL macro provides five derived clocks (three independent) from a single reference clock. The PLL feedback loop can be driven either internally or externally. The PLL macro also provides power-down input and lock output signals. During power-up, POWERDOWN should be asserted Low until  $V_{CC}$  is up. See Figure 2-19 on page 2-22 for more information.

Inputs:

- CLKA: selected clock input
- POWERDOWN (active low): disables PLLs. The default state is power-down on (active low).

Outputs:

- LOCK (active high): indicates that PLL output has locked on the input reference signal
- GLA, GLB, GLC: outputs to respective global networks
- YB, YC: allows output from the CCC to be routed back to the FPGA core

As previously described, the PLL allows up to five flexible and independently configurable clock outputs. Figure 2-23 on page 2-26 illustrates the various clock output options and delay elements.

As illustrated, the PLL supports three distinct output frequencies from a given input clock. Two of these (GLB and GLC) can be routed to the B and C global networks, respectively, and/or routed to the device core (YB and YC).

There are five delay elements to support phase control on all five outputs (GLA, GLB, GLC, YB, and YC).

There is also a delay element in the feedback loop that can be used to advance the clock relative to the reference clock.

The PLL macro reference clock can be driven by an INBUF macro to create a composite macro, where the I/O macro drives the global buffer (with programmable delay) using a hardwired connection. In this case, the I/O must be placed in one of the dedicated global I/O locations.

The PLL macro reference clock can be driven directly from the FPGA core.

The PLL macro reference clock can also be driven from an I/O routed through the FPGA regular routing fabric. In this case, users must instantiate a special macro, PLLINT, to differentiate it from the hardwired I/O connection described earlier.

The visual PLL configuration in SmartGen, available with the Libero SoC and Designer tools, will derive the necessary internal divider ratios based on the input frequency and desired output frequencies selected by the user. SmartGen allows the user to select the various delays and phase shift values necessary to adjust the phases between the reference clock (CLKA) and the derived clocks (GLA, GLB, GLC, YB, and YC). SmartGen also allows the user to select where the input clock is coming from. SmartGen automatically instantiates the special macro, PLLINT, when needed.

| Interface Name | Width | Direction | Description   |
|----------------|-------|-----------|---|
| STATUS[1:0]    | 2     | Out       | Status of the last operation completed:   |
|                |       |           | 00: Successful completion   |
|                |       |           | 01: Read-/Unprotect-Page: single error detected and corrected   |
|                |       |           | Write: operation addressed a write-protected page<br>Erase-Page: protection violation<br>Program: Page Buffer is unmodified<br>Protection violation |
|                |       |           | 10: Read-/Unprotect-Page: two or more errors detected   |
|                |       |           | 11: Write: attempt to write to another page before programming<br>current page  |
|                |       |           | Erase-Page/Program: page write count has exceeded the 10-year retention threshold   |
| UNPROTECTPAGE  | 1     | In        | When asserted, the page addressed is copied into the Page Buffer and the Page Buffer is made writable.  |
| WD[31:0]       | 32    | In        | Write data  |
| WEN            | 1     | In        | When asserted, stores WD in the page buffer.  |

| Table 2-18 • | Flash Memory | Block Pin Nan | nes (continued) |
|--------------|--------------|---------------|-----------------|
|--------------|--------------|---------------|-----------------|

All flash memory block input signals are active high, except for RESET.

The following error indications are possible for Read operations:

- 1. STATUS = '01' when a single-bit data error was detected and corrected within the block addressed.
- 2. STATUS = '10' when a double-bit error was detected in the block addressed (note that the error is uncorrected).

In addition to data reads, users can read the status of any page in the FB by asserting PAGESTATUS along with REN. The format of the data returned by a page status read is shown in Table 2-22, and the definition of the page status bits is shown in Table 2-23.

| Table 2-22 • | Page Status | <b>Read Data Format</b> |
|--------------|-------------|-------------------------|
|--------------|-------------|-------------------------|

| 31      | 8     | 7    | 4     | 3              | 2              | 1               | 0                   |
|---------|-------|------|-------|----------------|----------------|-----------------|---------------------|
| Write 0 | Count | Rese | erved | Over Threshold | Read Protected | Write Protected | Overwrite Protected |

Table 2-23 • Page Status Bit Definition

| Page Status<br>Bit(s) | Definition  |
|-----------------------|---|
| 31–8                  | The number of times the page addressed has been programmed/erased   |
| 7–4                   | Reserved; read as 0   |
| 3                     | Over Threshold indicator (see the "Program Operation" section on page 2-46)   |
| 2                     | Read Protected; read protect bit for page, which is set via the JTAG interface and only affects JTAG operations. This bit can be overridden by using the correct user key value.                                  |
| 1                     | Write Protected; write protect bit for page, which is set via the JTAG interface and only affects JTAG operations. This bit can be overridden by using the correct user key value.                                |
| 0                     | Overwrite Protected; designates that the user has set the OVERWRITEPROTECT bit on the interface while doing a Program operation. The page cannot be written without first performing an Unprotect Page operation. |

# 🌜 Microsemi.

Extended Temperature Fusion Family of Mixed Signal FPGAs

 $C_{GS}$  is not a fixed capacitance but, depending on the circuitry connected to its drain terminal, can vary significantly during the course of a turn-on or turn-off transient. Thus, EQ 6 on page 2-90 can only be used for a first-order estimate of the switching speed of the external MOSFET.



Figure 2-74 • Gate Driver Example



Device Architecture

For the internal temperature monitor to function, Bit 0 of Byte 2 for all 10 Quads must be set.

#### Table 2-66 • Internal Temperature Monitor Control Truth Table

| Control Lines B2[0] | PDTMB | Chip Internal Temperature Monitor |
|---------------------|-------|-----------------------------------|
| 0                   | 0     | Off                               |
| 1                   | 1     | On                                |

Refer to Table 2-79 and Table 2-80 for SLEW and OUT\_DRIVE settings. Table 2-81 on page 2-154 and Table 2-82 on page 2-155 list the I/O default attributes. Table 2-83 on page 2-156 lists the voltages for the supported I/O standards.

| Table 2-79 • | Fusion Advanced I/O Standards- | -SLEW and OUT | DRIVE Settings |
|--------------|--------------------------------|---------------|----------------|
|--------------|--------------------------------|---------------|----------------|

|                    |   | OUT_DRIVE (mA) |   |   |    |    |      |     |  |  |
|--------------------|---|----------------|---|---|----|----|------|-----|--|--|
| I/O Standards      | 2 | 4              | 6 | 8 | 12 | 16 | Sle  | W   |  |  |
| LVTTL/LVCMOS 3.3 V | 3 | 3              | 3 | 3 | 3  | 3  | High | Low |  |  |
| LVCMOS 2.5 V       | 3 | 3              | 3 | 3 | 3  | -  | High | Low |  |  |
| LVCMOS 1.8 V       | 3 | 3              | 3 | 3 | -  | -  | High | Low |  |  |
| LVCMOS 1.5 V       | 3 | 3              | _ | _ | _  | _  | High | Low |  |  |

#### Table 2-80 • Fusion Pro I/O Standards—SLEW and OUT\_DRIVE Settings

|                    |   | OUT_DRIVE (mA) |   |   |    |    |    |      |     |
|--------------------|---|----------------|---|---|----|----|----|------|-----|
| I/O Standards      | 2 | 4              | 6 | 8 | 12 | 16 | 24 | Sle  | w   |
| LVTTL/LVCMOS 3.3 V | 3 | 3              | 3 | 3 | 3  | 3  | 3  | High | Low |
| LVCMOS 2.5 V       | 3 | 3              | 3 | 3 | 3  | 3  | 3  | High | Low |
| LVCMOS 2.5 V/5.0 V | 3 | 3              | 3 | 3 | 3  | 3  | 3  | High | Low |
| LVCMOS 1.8 V       | 3 | 3              | 3 | 3 | 3  | 3  | -  | High | Low |
| LVCMOS 1.5 V       | 3 | 3              | 3 | 3 | 3  | -  | -  | High | Low |

| Standard        | Drive Strength              | R <sub>PULL-DOWN</sub><br>(ohms) <sup>2</sup> | R <sub>PULL-UP</sub><br>(ohms) <sup>3</sup> |
|-----------------|-----------------------------|---|---|
| 1.5 V LVCMOS    | 2 mA                        | 200   | 224   |
|                 | 4 mA                        | 100   | 112   |
|                 | 6 mA                        | 67  | 75  |
|                 | 8 mA                        | 33  | 37  |
|                 | 12 mA                       | 33  | 37  |
| 3.3 V PCI/PCI-X | Per PCI/PCI-X specification | 25  | 75  |

| Table 2-94 • | I/O Output Buffer Maximum Resistances <sup>1</sup> | (continued) |
|--------------|--|-------------|
|--------------|--|-------------|

Notes:

1. These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on VCC, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website: www.microsemi.com/soc/techdocs/models/ibis.html.

3. R(PULL-UP-MAX) = (VCCImax – VOHspec) / IOHspec

#### Table 2-95 • I/O Weak Pull-Up/Pull-Down Resistances, Minimum and Maximum Weak Pull-Up/Pull-Down **Resistance Values**

|       | R <sub>(WEAK F</sub><br>(oh | PULL-UP)<br>ms) | R <sub>(WEAK PULL-DOWN)</sub> <sup>2</sup><br>(ohms) |       |  |  |
|-------|-----------------------------|-----------------|--|-------|--|--|
| VCCI  | Min.                        | Max.            | Min.   | Max.  |  |  |
| 3.3 V | 10 k                        | 45 k            | 10 k   | 45 k  |  |  |
| 2.5 V | 11 k                        | 55 k            | 12 k   | 74 k  |  |  |
| 1.8 V | 18 k                        | 70 k            | 17 k   | 110 k |  |  |
| 1.5 V | 19 k                        | 90 k            | 19 k   | 140 k |  |  |

Notes:

R<sub>(WEAK PULL-UP-MAX)</sub> = (VCCImax – VOHspec) / I<sub>(WEAK PULL-UP-MIN)</sub>
 R<sub>(WEAK PULL-DOWN-MAX)</sub> = (VOLspec) / I<sub>(WEAK PULL-DOWN-MIN)</sub>

<sup>2.</sup> R(PULL-DOWN-MAX) = VOLspec / IOLspec

**Microsemi**.

Extended Temperature Fusion Family of Mixed Signal FPGAs

| Drive    | Speed |                   |                 |                  |                 |                  |                   |                 |                 |                 |                 |                  |                  |       |
|----------|-------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| Strength | Grade | t <sub>DOUT</sub> | t <sub>DP</sub> | t <sub>DIN</sub> | t <sub>PY</sub> | t <sub>PYS</sub> | t <sub>EOUT</sub> | t <sub>ZL</sub> | t <sub>ZH</sub> | t <sub>LZ</sub> | t <sub>HZ</sub> | t <sub>zLS</sub> | t <sub>zHS</sub> | Units |
| 2 mA     | Std.  | 0.68              | 12.76           | 0.05             | 1.53            | 2.01             | 0.44              | 10.11           | 12.76           | 2.93            | 1.73            | 12.47            | 15.12            | ns    |
|          | -1    | 0.58              | 10.86           | 0.04             | 1.30            | 1.71             | 0.38              | 8.60            | 10.86           | 2.50            | 1.47            | 10.61            | 12.86            | ns    |
|          | -2    | 0.51              | 9.53            | 0.03             | 1.14            | 1.50             | 0.33              | 7.55            | 9.53            | 2.19            | 1.29            | 9.31             | 11.29            | ns    |
| 4 mA     | Std.  | 0.68              | 7.44            | 0.05             | 1.53            | 2.01             | 0.44              | 6.54            | 7.44            | 3.43            | 3.02            | 8.90             | 9.79             | ns    |
|          | -1    | 0.58              | 6.33            | 0.04             | 1.30            | 1.71             | 0.38              | 5.56            | 6.33            | 2.91            | 2.57            | 7.57             | 8.33             | ns    |
|          | -2    | 0.51              | 5.55            | 0.03             | 1.14            | 1.50             | 0.33              | 4.88            | 5.55            | 2.56            | 2.26            | 6.64             | 7.31             | ns    |
| 6 mA     | Std.  | 0.68              | 4.77            | 0.05             | 1.53            | 2.01             | 0.44              | 4.71            | 4.77            | 3.76            | 3.66            | 7.07             | 7.13             | ns    |
|          | -1    | 0.58              | 4.06            | 0.04             | 1.30            | 1.71             | 0.38              | 4.01            | 4.06            | 3.20            | 3.11            | 6.01             | 6.06             | ns    |
|          | -2    | 0.51              | 3.56            | 0.03             | 1.14            | 1.50             | 0.33              | 3.52            | 3.56            | 2.81            | 2.73            | 5.28             | 5.32             | ns    |
| 8 mA     | Std.  | 0.68              | 4.35            | 0.05             | 1.53            | 2.01             | 0.44              | 4.43            | 4.21            | 3.83            | 3.82            | 6.79             | 6.57             | ns    |
|          | -1    | 0.58              | 3.70            | 0.04             | 1.30            | 1.71             | 0.38              | 3.77            | 3.58            | 3.26            | 3.25            | 5.77             | 5.59             | ns    |
|          | -2    | 0.51              | 3.25            | 0.03             | 1.14            | 1.50             | 0.33              | 3.31            | 3.14            | 2.86            | 2.85            | 5.07             | 4.91             | ns    |
| 12 mA    | Std.  | 0.68              | 4.00            | 0.05             | 1.53            | 2.01             | 0.44              | 3.80            | 3.21            | 3.90            | 4.30            | 6.15             | 5.57             | ns    |
|          | -1    | 0.58              | 3.41            | 0.04             | 1.30            | 1.71             | 0.38              | 3.23            | 2.73            | 3.32            | 3.66            | 5.23             | 4.73             | ns    |
|          | -2    | 0.51              | 2.99            | 0.03             | 1.14            | 1.50             | 0.33              | 2.83            | 2.40            | 2.91            | 3.21            | 4.60             | 4.16             | ns    |
| 16 mA    | Std.  | 0.68              | 4.00            | 0.035            | 1.53            | 2.01             | 0.44              | 3.80            | 3.21            | 3.90            | 4.30            | 6.15             | 5.57             | ns    |
|          | -1    | 0.58              | 3.41            | 0.04             | 1.30            | 1.71             | 0.38              | 3.23            | 2.73            | 3.32            | 3.66            | 5.23             | 4.73             | ns    |
|          | -2    | 0.51              | 2.99            | 0.03             | 1.14            | 1.50             | 0.33              | 2.83            | 2.40            | 2.91            | 3.21            | 4.60             | 4.16             | ns    |

Table 2-114 • 1.8 V LVCMOS High Slew, Extended Temperature Case Conditions: T<sub>J</sub> =100°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V Applicable to Pro I/O Banks

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-10.

## **Microsemi**

Device Architecture

# Table 2-120 • 1.5 V LVCMOS High Slew, Extended Temperature Case Conditions: T<sub>J</sub> = 100°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V

| Drive<br>Strength | Speed<br>Grade | t <sub>DOUT</sub> | t <sub>DP</sub> | t <sub>DIN</sub> | t <sub>PY</sub> | t <sub>PYS</sub> | t <sub>EOU</sub><br>T | t <sub>ZL</sub> | t <sub>zH</sub> | t <sub>LZ</sub> | t <sub>HZ</sub> | t <sub>ZLS</sub> | t <sub>zHS</sub> | Units |
|-------------------|----------------|-------------------|-----------------|------------------|-----------------|------------------|-----------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| 2 mA              | Std.           | 0.68              | 8.82            | 0.05             | 1.52            | 2.26             | 0.44                  | 7.20            | 8.82            | 3.57            | 2.92            | 9.55             | 11.18            | ns    |
|                   | -1             | 0.58              | 7.50            | 0.04             | 1.29            | 1.92             | 0.38                  | 6.12            | 7.50            | 3.04            | 2.48            | 8.13             | 9.51             | ns    |
|                   | -2             | 0.51              | 6.59            | 0.03             | 1.13            | 1.69             | 0.33                  | 5.37            | 6.59            | 2.67            | 2.18            | 7.13             | 8.35             | ns    |
| 4 mA              | Std.           | 0.68              | 5.60            | 0.05             | 1.52            | 2.26             | 0.44                  | 5.11            | 5.60            | 3.94            | 3.59            | 7.47             | 7.96             | ns    |
|                   | -1             | 0.58              | 4.77            | 0.04             | 1.29            | 1.92             | 0.38                  | 4.35            | 4.77            | 3.36            | 3.05            | 6.36             | 6.77             | ns    |
|                   | -2             | 0.51              | 4.18            | 0.03             | 1.13            | 1.69             | 0.33                  | 3.82            | 4.18            | 2.95            | 2.68            | 5.58             | 5.95             | ns    |
| 6 mA              | Std.           | 0.68              | 5.07            | 0.05             | 1.52            | 2.26             | 0.44                  | 4.80            | 4.92            | 4.03            | 3.76            | 7.15             | 7.28             | ns    |
|                   | -1             | 0.58              | 4.31            | 0.04             | 1.29            | 1.92             | 0.38                  | 4.08            | 4.19            | 3.43            | 3.20            | 6.09             | 6.19             | ns    |
|                   | -2             | 0.51              | 3.78            | 0.03             | 1.13            | 1.69             | 0.33                  | 3.58            | 3.68            | 3.01            | 2.81            | 5.34             | 5.44             | ns    |
| 8 mA              | Std.           | 0.68              | 4.66            | 0.05             | 1.52            | 2.26             | 0.44                  | 4.38            | 3.77            | 4.16            | 4.43            | 6.74             | 6.13             | ns    |
|                   | -1             | 0.58              | 3.96            | 0.04             | 1.29            | 1.92             | 0.38                  | 3.73            | 3.21            | 3.54            | 3.77            | 5.73             | 5.21             | ns    |
|                   | -2             | 0.51              | 3.48            | 0.03             | 1.13            | 1.69             | 0.33                  | 3.27            | 2.82            | 3.11            | 3.31            | 5.03             | 4.58             | ns    |
| 12 mA             | Std.           | 0.68              | 4.30            | 0.05             | 1.52            | 2.26             | 0.44                  | 4.38            | 3.77            | 4.16            | 4.43            | 6.74             | 6.13             | ns    |
|                   | -1             | 0.58              | 3.66            | 0.04             | 1.29            | 1.92             | 0.38                  | 3.73            | 3.21            | 3.54            | 3.77            | 5.73             | 5.21             | ns    |
|                   | -2             | 0.51              | 3.21            | 0.03             | 1.13            | 1.69             | 0.33                  | 3.27            | 2.82            | 3.11            | 3.31            | 5.03             | 4.58             | ns    |

Applicable to Pro I/O Banks

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-10.

#### 3.3 V PCI, 3.3 V PCI-X

The Peripheral Component Interface for 3.3 V standard specifies support for 33 MHz and 66 MHz PCI Bus applications.

Table 2-123 • Minimum and Maximum DC Input and Output Levels

| 3.3 V PCI/PCI-X          | v         | VIL VIH   |           | VOL       | VOH       | IOL       | IOH | IOSL | IOSH                    | IIL <sup>1</sup>        | IIH <sup>2</sup> |                 |
|--------------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----|------|-------------------------|-------------------------|------------------|-----------------|
| Drive Strength           | Min.<br>V | Max.<br>V | Min.<br>V | Max.<br>V | Max.<br>V | Min.<br>V | mA  | mA   | Max.<br>mA <sup>3</sup> | Max.<br>mA <sup>3</sup> | μA <sup>4</sup>  | μA <sup>4</sup> |
| Per PCI<br>specification |           |           |           | P         | er PCI cu | rves      |     |      |                         |                         | 10               | 10              |

Notes:

1.  $I_{IL}$  is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.

- 2.  $I_{IH}$  is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.
- 3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.

AC loadings are defined per the PCI/PCI-X specifications for the datapath; Microsemi loadings for enable path characterization are described in Figure 2-121.



#### Figure 2-121 • AC Loading

AC loadings are defined per PCI/PCI-X specifications for the data path; Microsemi loading for tristate is described in Table 2-124.

#### Table 2-124 • AC Waveforms, Measuring Points, and Capacitive Loads

| Input Low (V) | Input High (V) | Measuring Point* (V)                            | VREF (typ.) (V) | C <sub>LOAD</sub> (pF) |
|---------------|----------------|---|-----------------|------------------------|
| 0             | 3.3            | 0.285 * VCC <sub>I</sub> for t <sub>DP(R)</sub> | -               | 10                     |
|               |                | 0.615 * VCCI for t <sub>DP(F)</sub>             |                 |                        |

*Note:* \**Measuring point* = V<sub>trip</sub>. See Table 2-89 on page 2-166 for a complete table of trip points.



Device Architecture

#### SSTL2 Class II

Stub-Speed Terminated Logic for 2.5 V memory bus standard (JESD8-9). Fusion devices support Class II. This provides a differential amplifier input buffer and a push-pull output buffer.

Table 2-148 • Minimum and Maximum DC Input and Output Levels

| SSTL2 Class II |           | VIL        | VIH        |           | VOL       | VOH         | IOL | ЮН | IOSL                   | I <sub>OSH</sub>        | IIL¹            | IIH <sup>2</sup> |
|----------------|-----------|------------|------------|-----------|-----------|-------------|-----|----|------------------------|-------------------------|-----------------|------------------|
| Drive Strength | Min.<br>V | Max.<br>V  | Min.<br>V  | Max.<br>V | Max.<br>V | Min.<br>V   | mA  | mA | Max<br>mA <sup>3</sup> | Max.<br>mA <sup>3</sup> | μA <sup>4</sup> | μA <sup>4</sup>  |
| 21 mA          | -0.3      | VREF – 0.2 | VREF + 0.2 | 3.6       | 0.35      | VCCI – 0.43 | 21  | 21 | 124                    | 169                     | 15              | 15               |

Notes:

1.  $I_{IL}$  is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.

 I<sub>IH</sub> is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.

3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

4. Currents are measured at 85°C junction temperature.



#### Figure 2-129 • AC Loading

#### SSTL2 Class II Table 2-149 • AC Waveforms, Measuring Points, and Capacitive Loads

| Input Low (V) | Input High (V) | Measuring Point* (V) | VREF (typ.) (V) | VTT (typ.) (V) | CLOAD<br>(pF) |
|---------------|----------------|----------------------|-----------------|----------------|---------------|
| VREF – 0.2    | VREF + 0.2     | 1.25                 | 1.25            | 1.25           | 30            |

Note: \*Measuring point =  $V_{trip}$ . See Table 2-80 on page 2-153 for a complete table of trip points.

#### Timing Characteristics

Table 2-150 • SSTL 2 Class II

Extended Temperature Case Conditions:  $T_J$  = 100°C, Worst Case VCC = 1.425 V, Worst Case VCCI = 2.3 V, VREF = 1.25 V

| Speed<br>Grade | t <sub>DOUT</sub> | t <sub>DP</sub> | t <sub>DIN</sub> | t <sub>PY</sub> | t <sub>EOUT</sub> | t <sub>ZL</sub> | t <sub>zH</sub> | t <sub>LZ</sub> | t <sub>HZ</sub> | t <sub>ZLS</sub> | t <sub>zHS</sub> | Units |
|----------------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| Std.           | 0.68              | 2.29            | 0.05             | 1.41            | 0.44              | 2.33            | 1.87            |                 |                 | 4.69             | 4.22             | ns    |
| -1             | 0.58              | 1.94            | 0.04             | 1.20            | 0.38              | 1.98            | 1.59            |                 |                 | 3.99             | 3.59             | ns    |
| -2             | 0.51              | 1.71            | 0.03             | 1.05            | 0.33              | 1.74            | 1.39            |                 |                 | 3.50             | 3.15             | ns    |

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-10.



Device Architecture

#### Table 2-166 • Parameter Definitions and Measuring Nodes

| Parameter Name        | Parameter Definition  | Measuring Nodes<br>(from, to)* |
|-----------------------|---|--------------------------------|
| t <sub>oclkq</sub>    | Clock-to-Q of the Output Data Register                          | HH, DOUT                       |
| t <sub>OSUD</sub>     | Data Setup Time for the Output Data Register                    | FF, HH                         |
| t <sub>OHD</sub>      | Data Hold Time for the Output Data Register                     | FF, HH                         |
| t <sub>OSUE</sub>     | Enable Setup Time for the Output Data Register                  | GG, HH                         |
| t <sub>OHE</sub>      | Enable Hold Time for the Output Data Register                   | GG, HH                         |
| t <sub>OCLR2Q</sub>   | Asynchronous Clear-to-Q of the Output Data Register             | LL, DOUT                       |
| t <sub>OREMCLR</sub>  | Asynchronous Clear Removal Time for the Output Data Register    | LL, HH                         |
| t <sub>ORECCLR</sub>  | Asynchronous Clear Recovery Time for the Output Data Register   | LL, HH                         |
| t <sub>oeclkq</sub>   | Clock-to-Q of the Output Enable Register                        | HH, EOUT                       |
| t <sub>OESUD</sub>    | Data Setup Time for the Output Enable Register                  | JJ, HH                         |
| t <sub>OEHD</sub>     | Data Hold Time for the Output Enable Register                   | JJ, HH                         |
| t <sub>OESUE</sub>    | Enable Setup Time for the Output Enable Register                | КК, НН                         |
| t <sub>OEHE</sub>     | Enable Hold Time for the Output Enable Register                 | KK, HH                         |
| t <sub>OECLR2Q</sub>  | Asynchronous Clear-to-Q of the Output Enable Register           | II, EOUT                       |
| t <sub>OEREMCLR</sub> | Asynchronous Clear Removal Time for the Output Enable Register  | II, HH                         |
| t <sub>OERECCLR</sub> | Asynchronous Clear Recovery Time for the Output Enable Register | II, HH                         |
| t <sub>ICLKQ</sub>    | Clock-to-Q of the Input Data Register                           | AA, EE                         |
| t <sub>ISUD</sub>     | Data Setup Time for the Input Data Register                     | CC, AA                         |
| t <sub>IHD</sub>      | Data Hold Time for the Input Data Register                      | CC, AA                         |
| t <sub>ISUE</sub>     | Enable Setup Time for the Input Data Register                   | BB, AA                         |
| t <sub>IHE</sub>      | Enable Hold Time for the Input Data Register                    | BB, AA                         |
| t <sub>ICLR2Q</sub>   | Asynchronous Clear-to-Q of the Input Data Register              | DD, EE                         |
| t <sub>IREMCLR</sub>  | Asynchronous Clear Removal Time for the Input Data Register     | DD, AA                         |
| tIRECCLR              | Asynchronous Clear Recovery Time for the Input Data Register    | DD, AA                         |

*Note:* \*See Figure 2-136 on page 2-213 for more information.



## DDR Module Specifications

Input DDR Module



#### Figure 2-140 • Input DDR Timing Model

#### Table 2-170 • Parameter Definitions

| Parameter Name          | Parameter Definition         | Measuring Nodes (from, to) |
|-------------------------|------------------------------|----------------------------|
| t <sub>DDRICLKQ1</sub>  | Clock-to-Out Out_QR          | B, D                       |
| t <sub>DDRICLKQ2</sub>  | Clock-to-Out Out_QF          | B, E                       |
| t <sub>DDRISUD</sub>    | Data Setup Time of DDR Input | А, В                       |
| t <sub>DDRIHD</sub>     | Data Hold Time of DDR Input  | А, В                       |
| t <sub>DDRICLR2Q1</sub> | Clear-to-Out Out_QR          | C, D                       |
| t <sub>DDRICLR2Q2</sub> | Clear-to-Out Out_QF          | C, E                       |
| t <sub>DDRIREMCLR</sub> | Clear Removal                | С, В                       |
| t <sub>DDRIRECCLR</sub> | Clear Recovery               | С, В                       |

because SAMPLE is defined in the IEEE1532 specification as a noninvasive instruction. If the input buffers were to be enabled by SAMPLE temporarily turning on the I/Os, then it would not truly be a noninvasive instruction. Refer to the standard or the "In-System Programming (ISP) of Microsemi's Low Power Flash Devices Using FlashPro4/3/3X" chapter of the *Fusion FPGA Fabric User's Guide* for more details.

#### **Boundary Scan**

Fusion devices are compatible with IEEE Standard 1149.1, which defines a hardware architecture and the set of mechanisms for boundary scan testing. The basic Fusion boundary scan logic circuit is composed of the test access port (TAP) controller, test data registers, and instruction register (Figure 2-144 on page 2-229). This circuit supports all mandatory IEEE 1149.1 instructions (EXTEST, SAMPLE/PRELOAD, and BYPASS) and the optional IDCODE instruction (Table 2-176 on page 2-229).

Each test section is accessed through the TAP, which has five associated pins: TCK (test clock input), TDI, TDO (test data input and output), TMS (test mode selector), and TRST (test reset input). TMS, TDI, and TRST are equipped with pull-up resistors to ensure proper operation when no input data is supplied to them. These pins are dedicated for boundary scan test usage. Refer to the "JTAG Pins" section on page 2-225 for pull-up/-down recommendations for TDO and TCK pins. The TAP controller is a 4-bit state machine (16 states) that operates as shown in Figure 2-144 on page 2-229. The 1s and 0s represent the values that must be present on TMS at a rising edge of TCK for the given state transition to occur. IR and DR indicate that the instruction register or the data register is operating in that state.

|--|

| VJTAG          | Tie-Off Resistance* |
|----------------|---------------------|
| VJTAG at 3.3 V | 200 Ω to 1 kΩ       |
| VJTAG at 2.5 V | 200 Ω to 1 kΩ       |
| VJTAG at 1.8 V | 500 Ω to 1 kΩ       |
| VJTAG at 1.5 V | 500 Ω to 1 kΩ       |

*Note:* \*Equivalent parallel resistance if more than one device is on JTAG chain.

The TAP controller receives two control inputs (TMS and TCK) and generates control and clock signals for the rest of the test logic architecture. On power-up, the TAP controller enters the Test-Logic-Reset state. To guarantee a reset of the controller from any of the possible states, TMS must remain High for five TCK cycles. The TRST pin can also be used to asynchronously place the TAP controller in the Test-Logic-Reset state.

Fusion devices support three types of test data registers: bypass, device identification, and boundary scan. The bypass register is selected when no other register needs to be accessed in a device. This speeds up test data transfer to other devices in a test data path. The 32-bit device identification register is a shift register with four fields (LSB, ID number, part number, and version). The boundary scan register observes and controls the state of each I/O pin. Each I/O cell has three boundary scan register cells, each with a serial-in, serial-out, parallel-in, and parallel-out pin.

The serial pins are used to serially connect all the boundary scan register cells in a device into a boundary scan register chain, which starts at the TDI pin and ends at the TDO pin. The parallel ports are connected to the internal core logic I/O tile and the input, output, and control ports of an I/O buffer to capture and load data into the register to control or observe the logic state of each I/O.

static Microsemi.

#### Extended Temperature Fusion Family of Mixed Signal FPGAs



Figure 2-144 • Boundary Scan Chain in Fusion

#### Table 2-176 • Boundary Scan Opcodes

|                | Hex Opcode |
|----------------|------------|
| EXTEST         | 00         |
| HIGHZ          | 07         |
| USERCODE       | 0E         |
| SAMPLE/PRELOAD | 01         |
| IDCODE         | 0F         |
| CLAMP          | 05         |
| BYPASS         | FF         |

| Pads | Pad Configuration                  | Prescaler Range  | Input Resistance to<br>Ground |
|------|------------------------------------|------------------|-------------------------------|
| AV   | Analog Input (direct input to ADC) | -                | 2 kΩ (typical)                |
|      |                                    | -                | > 10 MΩ                       |
|      | Analog Input (positive prescaler)  | +16 V to +2 V    | 1 MΩ (typical)                |
|      |                                    | +1 V to +0.125 V | > 10 MΩ                       |
|      | Analog Input (negative prescaler)  | –16 V to –2 V    | 1 MΩ (typical)                |
|      |                                    | –1 V to –0.125 V | > 10 MΩ                       |
|      | Digital input                      | +16 V to +2 V    | 1 MΩ (typical)                |
|      | Current monitor                    | +16 V to +2 V    | 1 MΩ (typical)                |
|      |                                    | –16 V to –2 V    | 1 MΩ (typical)                |
| AT   | Analog Input (direct input to ADC) | -                | 1 MΩ (typical)                |
|      | Analog Input (positive prescaler)  | +16 V, +4 V      | 1 MΩ (typical)                |
|      | Digital input                      | +16 V, +4 V      | 1 MΩ (typical)                |
|      | Temperature monitor                | +16 V, +4 V      | > 10 MΩ                       |

| Table 3-3 • | Input Resistance of Analog Pads |
|-------------|---------------------------------|
|-------------|---------------------------------|

Table 3-4 • Overshoot and Undershoot Limits (as measured on quiet I/Os)<sup>1</sup>

| VCCI          | Average VCCI–GND Overshoot or<br>Undershoot Duration as a Percentage of<br>Clock Cycle <sup>2</sup> | Maximum Overshoot/<br>Undershoot <sup>2</sup> |
|---------------|---|---|
| 2.7 V or less | 10%   | 1.4 V   |
|               | 5%  | 1.49 V  |
| 3.0 V         | 10%   | 1.1 V   |
|               | 5%  | 1.19 V  |
| 3.3 V         | 10%   | 0.79 V  |
|               | 5%  | 0.88 V  |
| 3.6 V         | 10%   | 0.45 V  |
|               | 5%  | 0.54 V  |

Notes:

1. Based on reliability requirements at a junction temperature of 85°C.

2. The duration is allowed at one cycle out of six clock cycle. If the overshoot/undershoot occurs at one out of two cycles, the maximum overshoot/undershoot has to be reduced by 0.15 V.

| Table 3-5 • | FPGA Programming | , Storage, and | <b>Operating Limits</b> |
|-------------|------------------|----------------|-------------------------|
|             |                  |                |                         |

| Product<br>Grade   | Storage<br>Temperature      | Element        | Grade Programming<br>Cycles | Retention |
|--------------------|-----------------------------|----------------|-----------------------------|-----------|
| Extended           | Min. T <sub>J</sub> = –55°C | FPGA/FlashROM  | 500                         | 20 years  |
| Temperature<br>(K) | Min. T <sub>J</sub> = 100°C | Embedded flash | < 1,000                     | 20 years  |
|                    |                             |                | < 10,000                    | 10 years  |
|                    |                             |                | < 15,000                    | 5 years   |



# FG484



### Note

For Package Manufacturing and Environmental information, visit the Resource Center at www.microsemi.com/soc/products/solutions/package/default.aspx.

# static Microsemi.

| Extended  | Temperature | Fusion   | Family of   | Mixed 3  | Sianal  | FPGAs  |
|-----------|-------------|----------|-------------|----------|---------|--------|
| Externaca | remperature | 1 401011 | r anning Or | WIINCU V | oigiiui | 110/10 |

|               | FG484           | ]                | FG484         |                 |                  |
|---------------|-----------------|------------------|---------------|-----------------|------------------|
| Pin<br>Number | AFS600 Function | AFS1500 Function | Pin<br>Number | AFS600 Function | AFS1500 Function |
| V3            | VCCIB4          | VCCIB4           | W16           | GNDA            | GNDA             |
| V4            | GEA1/IO61PDB4V0 | GEA1/IO88PDB4V0  | W17           | AV9             | AV9              |
| V5            | GEA0/IO61NDB4V0 | GEA0/IO88NDB4V0  | W18           | VCCIB2          | VCCIB2           |
| V6            | GND             | GND              | W19           | NC              | IO68PPB2V0       |
| V7            | VCC33PMP        | VCC33PMP         | W20           | ТСК             | ТСК              |
| V8            | NC              | NC               | W21           | GND             | GND              |
| V9            | VCC33A          | VCC33A           | W22           | NC              | IO76PPB2V0       |
| V10           | AG4             | AG4              | Y1            | GEC2/IO60PDB4V0 | GEC2/IO87PDB4V0  |
| V11           | AT4             | AT4              | Y2            | IO60NDB4V0      | IO87NDB4V0       |
| V12           | ATRTN2          | ATRTN2           | Y3            | GEA2/IO58PDB4V0 | GEA2/IO85PDB4V0  |
| V13           | AT5             | AT5              | Y4            | IO58NDB4V0      | IO85NDB4V0       |
| V14           | VCC33A          | VCC33A           | Y5            | NCAP            | NCAP             |
| V15           | NC              | NC               | Y6            | AC0             | AC0              |
| V16           | VCC33A          | VCC33A           | Y7            | VCC33A          | VCC33A           |
| V17           | GND             | GND              | Y8            | AC1             | AC1              |
| V18           | TMS             | TMS              | Y9            | AC2             | AC2              |
| V19           | VJTAG           | VJTAG            | Y10           | VCC33A          | VCC33A           |
| V20           | VCCIB2          | VCCIB2           | Y11           | AC3             | AC3              |
| V21           | TRST            | TRST             | Y12           | AC6             | AC6              |
| V22           | TDO             | TDO              | Y13           | VCC33A          | VCC33A           |
| W1            | NC              | IO93PDB4V0       | Y14           | AC7             | AC7              |
| W2            | GND             | GND              | Y15           | AC8             | AC8              |
| W3            | NC              | IO93NDB4V0       | Y16           | VCC33A          | VCC33A           |
| W4            | GEB2/IO59PDB4V0 | GEB2/IO86PDB4V0  | Y17           | AC9             | AC9              |
| W5            | IO59NDB4V0      | IO86NDB4V0       | Y18           | ADCGNDREF       | ADCGNDREF        |
| W6            | AV0             | AV0              | Y19           | PTBASE          | PTBASE           |
| W7            | GNDA            | GNDA             | Y20           | GNDNVM          | GNDNVM           |
| W8            | AV1             | AV1              | Y21           | VCCNVM          | VCCNVM           |
| W9            | AV2             | AV2              | Y22           | VPUMP           | VPUMP            |
| W10           | GNDA            | GNDA             |               | -               | -                |
| W11           | AV3             | AV3              |               |                 |                  |
| W12           | AV6             | AV6              |               |                 |                  |
| W13           | GNDA            | GNDA             |               |                 |                  |
| W14           | AV7             | AV7              |               |                 |                  |
| W15           | AV8             | AV8              |               |                 |                  |