



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | RX |
| Core Size | 32-Bit Single-Core |
| Speed | 32MHz |
| Connectivity | I ² C, SCI, SPI, USB OTG |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 46 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 8K x 8 |
| RAM Size | 10K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 14x12b; D/A 2x8b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-LQFP |
| Supplier Device Package | 64-LQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f51111adfk-3a |

1.2 List of Products

Table 1.3 is a list of products, and Figure 1.1 shows how to read the product part no., memory capacity, and package type.

Table 1.3 List of Products (1/2)

| Group | Part No. | Orderable Part No. | Package | ROM Capacity | RAM Capacity | E2 DataFlash | Maximum Operating Frequency | Operating Temperature |
|--------------|-----------------|--------------------|--------------|--------------|--------------|--------------|-----------------------------|-----------------------|
| RX111 | R5F51118AGFM | R5F51118AGFM#3A | PLQP0064KB-A | 512 Kbytes | 64 Kbytes | 8 Kbytes | 32 MHz | -40 to +105°C |
| | R5F51118AGFK | R5F51118AGFK#3A | PLQP0064GA-A | | | | | |
| | R5F51118AGFL | R5F51118AGFL#3A | PLQP0048KB-A | | | | | |
| | R5F51118AGNE | R5F51118AGNE#UA | PWQN0048KB-A | | | | | |
| | R5F51117AGFM | R5F51117AGFM#3A | PLQP0064KB-A | 384 Kbytes | | | | |
| | R5F51117AGFK | R5F51117AGFK#3A | PLQP0064GA-A | | | | | |
| | R5F51117AGFL | R5F51117AGFL#3A | PLQP0048KB-A | | | | | |
| | R5F51117AGNE | R5F51117AGNE#UA | PWQN0048KB-A | | | | | |
| | R5F51116AGFM | R5F51116AGFM#3A | PLQP0064KB-A | 256 Kbytes | 32 Kbytes | | | |
| | R5F51116AGFK | R5F51116AGFK#3A | PLQP0064GA-A | | | | | |
| | R5F51116AGFL | R5F51116AGFL#3A | PLQP0048KB-A | | | | | |
| | R5F51116AGNE | R5F51116AGNE#UA | PWQN0048KB-A | | | | | |
| | R5F51115AGFM | R5F51115AGFM#3A | PLQP0064KB-A | 128 Kbytes | 16 Kbytes | | | |
| | R5F51115AGFK | R5F51115AGFK#3A | PLQP0064GA-A | | | | | |
| | R5F51115AGFL | R5F51115AGFL#3A | PLQP0048KB-A | | | | | |
| | R5F51115AGNE | R5F51115AGNE#UA | PWQN0048KB-A | | | | | |
| | R5F51114AGFM | R5F51114AGFM#3A | PLQP0064KB-A | 96 Kbytes | | | | |
| | R5F51114AGFK | R5F51114AGFK#3A | PLQP0064GA-A | | | | | |
| | R5F51114AGFL | R5F51114AGFL#3A | PLQP0048KB-A | | | | | |
| | R5F51114AGNE | R5F51114AGNE#UA | PWQN0048KB-A | | | | | |
| | R5F51113AGFM | R5F51113AGFM#3A | PLQP0064KB-A | 64 Kbytes | 10 Kbytes | | | |
| | R5F51113AGFK | R5F51113AGFK#3A | PLQP0064GA-A | | | | | |
| | R5F51113AGFL | R5F51113AGFL#3A | PLQP0048KB-A | | | | | |
| | R5F51113AGNE | R5F51113AGNE#UA | PWQN0048KB-A | | | | | |
| | R5F51113AGNF | R5F51113AGNF#UA | PWQN0040KC-A | | | | | |
| | R5F51111AGFM | R5F51111AGFM#3A | PLQP0064KB-A | 32 Kbytes | | | | |
| | R5F51111AGFK | R5F51111AGFK#3A | PLQP0064GA-A | | | | | |
| | R5F51111AGFL | R5F51111AGFL#3A | PLQP0048KB-A | | | | | |
| R5F51111AGNE | R5F51111AGNE#UA | PWQN0048KB-A | | | | | | |
| R5F51111AGNF | R5F51111AGNF#UA | PWQN0040KC-A | | | | | | |
| R5F5111JAGFM | R5F5111JAGFM#3A | PLQP0064KB-A | 16 Kbytes | 8 Kbytes | | | | |
| R5F5111JAGFK | R5F5111JAGFK#3A | PLQP0064GA-A | | | | | | |
| R5F5111JAGFL | R5F5111JAGFL#3A | PLQP0048KB-A | | | | | | |
| R5F5111JAGNE | R5F5111JAGNE#UA | PWQN0048KB-A | | | | | | |
| R5F5111JAGNF | R5F5111JAGNF#UA | PWQN0040KC-A | | | | | | |




Figure 1.1 How to Read the Product Part No., Memory Capacity, and Package Type

Table 1.8 List of Pins and Pin Functions (40-Pin HWQFN) (1/2)

| Pin No. | Power Supply, Clock, System Control | I/O Port | Timers (MTU, POE, RTC) | Communication (SCIE, SCIf, RSPI, RIIC, USB) | Others |
|---------|-------------------------------------|----------|-------------------------------|---|---------------------------|
| 1 | | P27 | MTIOC2B | SCK1/SCK12 | IRQ3/CMPA2/CACREF/ADTRG0# |
| 2 | | P26 | MTIOC2A | TXD1/SMOSI1/SSDA1/USB0_VBUSEN | |
| 3 | MD | | | | FINED |
| 4 | RES# | | | | |
| 5 | UPSEL | P35 | | | NMI |
| 6 | XTAL | | | | |
| 7 | EXTAL | | | | |
| 8 | VCL | | | | |
| 9 | VSS | | | | |
| 10 | VCC | | | | |
| 11 | | P32 | MTIOC0C | | IRQ2 |
| 12 | | P17 | MTIOC0C/MTIOC3A/MTIOC3B/POE8# | SCK1/MISOA/SDA0/RXD12/RXD12/SMISO12/SSCL12 | IRQ7 |
| 13 | | P16 | MTIOC3C/MTIOC3D | TXD1/SMOSI1/SSDA1/SCL0/MOSIA/USB0_VBUSEN/USB0_OVRCURB/USB0_VBUS | IRQ6/ADTRG0# |
| 14 | | P15 | MTIOC0B/MTCLKB | RXD1/SMISO1/SSCL1/RSPCKA | IRQ5/CLKOUT |
| 15 | UB# | P14 | MTIOC0A/MTIOC3A/MTCLKA | CTS1#/RTS1#/SS1#/SSLA0/TXD12/TXD12/SIOX12/SMOSI12/SSDA12/USB0_OVRCURA | IRQ4 |
| 16 | VCC_USB | | | | |
| 17 | | | | USB0_DM | |
| 18 | | | | USB0_DP | |
| 19 | VSS_USB | | | | |
| 20 | | PC4 | MTIOC3D/MTCLKC/POE0# | SCK5/SSLA0/USB0_VBUS*/USB0_VBUSEN | IRQ2/CLKOUT |
| 21 | | PB3 | MTIOC0A/MTIOC3B/MTIOC4A/POE3# | USB0_OVRCURA | |
| 22 | VCC | | | | |
| 23 | | PB0 | MTIOC0C/MTIC5W | SCL0/RSPCKA | IRQ2/ADTRG0# |
| 24 | VSS | | | | |
| 25 | | PA6 | MTIOC2A/MTIC5V/MTCLKB/POE2# | CTS5#/RTS5#/SS5#/SDA0/MOSIA | IRQ3 |
| 26 | | PA4 | MTIOC2B/MTIC5U/MTCLKA | TXD5/SMOSI5/SSDA5/SSLA0 | IRQ5 |
| 27 | | PA3 | MTIOC0D/MTIOC1B/MTCLKD/POE0# | RXD5/SMISO5/SSCL5/MISOA | IRQ6 |
| 28 | | PA1 | MTIOC0B/MTCLKC | SCK5/SSLA2 | |
| 29 | | PE4 | MTIOC1A/MTIOC3A/MTIOC4D | MOSIA | IRQ4/AN012 |
| 30 | | PE3 | MTIOC0A/MTIOC1B/MTIOC4B/POE8# | CTS12#/RTS12#/SS12#/RSPCKA | IRQ3/AN011 |
| 31 | | PE2 | MTIOC4A | RXD12/RXD12/SMISO12/SSCL12 | IRQ7/AN010 |
| 32 | | PE1 | MTIOC4C | TXD12/TXD12/SIOX12/SMOSI12/SSDA12 | IRQ1/AN009 |
| 33 | | PE0 | MTIOC2A/POE3# | SCK12 | IRQ0/AN008 |
| 34 | | P46*2 | | | AN006 |
| 35 | | P42*2 | | | AN002 |
| 36 | | P41*2 | | | AN001 |
| 37 | VREFL0 | PJ7*2 | | | |
| 38 | VREFH0 | PJ6*2 | | | |
| 39 | AVSS0 | | | | |

Table 1.9 List of Pins and Pin Functions (36-Pin WFLGA)

| Pin No. | Power Supply, Clock, System Control | I/O Port | Timers (MTU, POE, RTC) | Communication (SCIE, SCIf, RSPI, RIIC, USB) | Others |
|---------|-------------------------------------|----------|-------------------------------|---|---------------------------|
| A1 | AVSS0 | | | | |
| A2 | AVCC0 | | | | |
| A3 | VREFH0 | PJ6*2 | | | |
| A4 | | P42*2 | | | AN002 |
| A5 | | P41*2 | | | AN001 |
| A6 | | PE2 | MTIOC4A | RXD12/RXD12/SMISO12/SSCL12 | IRQ7/AN010 |
| B1 | RES# | | | | |
| B2 | | P27 | MTIOC2B | SCK1/SCK12 | IRQ3/CMPA2/CACREF/ADTRG0# |
| B3 | VREFL0 | PJ7*2 | | | |
| B4 | | PE0 | MTIOC2A/POE3# | SCK12 | IRQ0/AN008 |
| B5 | | PE1 | MTIOC4C | TXD12/TXD12/SIOX12/SMOSI12/SSDA12 | IRQ1/AN009 |
| B6 | | PA3 | MTIOC0D/MTCLKD/MTIOC1B/POE0# | RXD5/SMISO5/SSCL5/MISOA | IRQ6 |
| C1 | XTAL | | | | |
| C2 | MD | | | | FINED |
| C3 | | PE3 | MTIOC0A/MTIOC1B/MTIOC4B/POE8# | CTS12#/RTS12#/SS12#/RSPCKA | IRQ3/AN011 |
| C4 | | PE4 | MTIOC1A/MTIOC3A/MTIOC4D | MOSIA | IRQ4/AN012 |
| C5 | | PA4 | MTIOC2B/MTIC5U/MTCLKA | TXD5/SMOSI5/SSDA5/SSLA0 | IRQ5 |
| C6 | VSS | | | | |
| D1 | EXTAL | | | | |
| D2 | UPSEL | P35 | | | NMI |
| D3 | UB# | P14 | MTIOC0A/MTIOC3A/MTCLKA | CTS1#/RTS1#/SS1#/SSLA0/TXD12/TXD12/SIOX12/SMOSI12/SSDA12/USB0_OVRCURA | IRQ4 |
| D4 | | PA6 | MTIC5V/MTCLKB/MTIOC2A/POE2# | CTS5#/RTS5#/SS5#/SDA0/MOSIA | IRQ3 |
| D5 | | PB3 | MTIOC0A/MTIOC3B/MTIOC4A/POE3# | USB0_OVRCURA | |
| D6 | | PB0 | MTIOC0C/MTIC5W | SCL0/RSPCKA | IRQ2/ADTRG0# |
| E1 | VCL | | | | |
| E2 | | P17 | MTIOC0C/MTIOC3A/MTIOC3B/POE8# | SCK1/MISOA/SDA0/RXD12/RXD12/SMISO12/SSCL12 | IRQ7 |
| E3 | | P16 | MTIOC3C/MTIOC3D | TXD1/SMOSI1/SSDA1/SCL0/MOSIA/USB0_VBUSEN/USB0_OVRCURB/USB0_VBUS | IRQ6/ADTRG0# |
| E4 | | P15 | MTIOC0B/MTCLKB | RXD1/SMISO1/SSCL1/RSPCKA | IRQ5/CLKOUT |
| E5 | | PC4 | MTIOC3D/MTCLKC/POE0# | SCK5/SSLA0/USB0_VBUSEN/USB0_VBUS*1 | IRQ2/CLKOUT |
| E6 | VCC | | | | |
| F1 | VSS | | | | |
| F2 | VCC | | | | |
| F3 | VCC_USB | | | | |
| F4 | | | | USB0_DM | |
| F5 | | | | USB0_DP | |
| F6 | VSS_USB | | | | |

Note 1. Not 5 V tolerant.

Note 2. The power source of the I/O buffer for these pins is AVCC0.

Table 4.1 List of I/O Registers (Address Order) (2/16)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access States |
|------------|---------------|--------------------------------|-----------------|----------------|-------------|-------------------------|
| 0008 7026h | ICU | Interrupt Request Register 038 | IR038 | 8 | 8 | 2 ICLK |
| 0008 702Ch | ICU | Interrupt Request Register 044 | IR044 | 8 | 8 | 2 ICLK |
| 0008 702Dh | ICU | Interrupt Request Register 045 | IR045 | 8 | 8 | 2 ICLK |
| 0008 702Eh | ICU | Interrupt Request Register 046 | IR046 | 8 | 8 | 2 ICLK |
| 0008 702Fh | ICU | Interrupt Request Register 047 | IR047 | 8 | 8 | 2 ICLK |
| 0008 7039h | ICU | Interrupt Request Register 057 | IR057 | 8 | 8 | 2 ICLK |
| 0008 703Fh | ICU | Interrupt Request Register 063 | IR063 | 8 | 8 | 2 ICLK |
| 0008 7040h | ICU | Interrupt Request Register 064 | IR064 | 8 | 8 | 2 ICLK |
| 0008 7041h | ICU | Interrupt Request Register 065 | IR065 | 8 | 8 | 2 ICLK |
| 0008 7042h | ICU | Interrupt Request Register 066 | IR066 | 8 | 8 | 2 ICLK |
| 0008 7043h | ICU | Interrupt Request Register 067 | IR067 | 8 | 8 | 2 ICLK |
| 0008 7044h | ICU | Interrupt Request Register 068 | IR068 | 8 | 8 | 2 ICLK |
| 0008 7045h | ICU | Interrupt Request Register 069 | IR069 | 8 | 8 | 2 ICLK |
| 0008 7046h | ICU | Interrupt Request Register 070 | IR070 | 8 | 8 | 2 ICLK |
| 0008 7047h | ICU | Interrupt Request Register 071 | IR071 | 8 | 8 | 2 ICLK |
| 0008 7058h | ICU | Interrupt Request Register 088 | IR088 | 8 | 8 | 2 ICLK |
| 0008 7059h | ICU | Interrupt Request Register 089 | IR089 | 8 | 8 | 2 ICLK |
| 0008 705Ah | ICU | Interrupt Request Register 090 | IR090 | 8 | 8 | 2 ICLK |
| 0008 705Ch | ICU | Interrupt Request Register 092 | IR092 | 8 | 8 | 2 ICLK |
| 0008 705Dh | ICU | Interrupt Request Register 093 | IR093 | 8 | 8 | 2 ICLK |
| 0008 7066h | ICU | Interrupt Request Register 102 | IR102 | 8 | 8 | 2 ICLK |
| 0008 7067h | ICU | Interrupt Request Register 103 | IR103 | 8 | 8 | 2 ICLK |
| 0008 706Ah | ICU | Interrupt Request Register 106 | IR106 | 8 | 8 | 2 ICLK |
| 0008 7072h | ICU | Interrupt Request Register 114 | IR114 | 8 | 8 | 2 ICLK |
| 0008 7073h | ICU | Interrupt Request Register 115 | IR115 | 8 | 8 | 2 ICLK |
| 0008 7074h | ICU | Interrupt Request Register 116 | IR116 | 8 | 8 | 2 ICLK |
| 0008 7075h | ICU | Interrupt Request Register 117 | IR117 | 8 | 8 | 2 ICLK |
| 0008 7076h | ICU | Interrupt Request Register 118 | IR118 | 8 | 8 | 2 ICLK |
| 0008 7077h | ICU | Interrupt Request Register 119 | IR119 | 8 | 8 | 2 ICLK |
| 0008 7078h | ICU | Interrupt Request Register 120 | IR120 | 8 | 8 | 2 ICLK |
| 0008 7079h | ICU | Interrupt Request Register 121 | IR121 | 8 | 8 | 2 ICLK |
| 0008 707Ah | ICU | Interrupt Request Register 122 | IR122 | 8 | 8 | 2 ICLK |
| 0008 707Bh | ICU | Interrupt Request Register 123 | IR123 | 8 | 8 | 2 ICLK |
| 0008 707Ch | ICU | Interrupt Request Register 124 | IR124 | 8 | 8 | 2 ICLK |
| 0008 707Dh | ICU | Interrupt Request Register 125 | IR125 | 8 | 8 | 2 ICLK |
| 0008 707Eh | ICU | Interrupt Request Register 126 | IR126 | 8 | 8 | 2 ICLK |
| 0008 707Fh | ICU | Interrupt Request Register 127 | IR127 | 8 | 8 | 2 ICLK |
| 0008 7080h | ICU | Interrupt Request Register 128 | IR128 | 8 | 8 | 2 ICLK |
| 0008 7081h | ICU | Interrupt Request Register 129 | IR129 | 8 | 8 | 2 ICLK |
| 0008 7082h | ICU | Interrupt Request Register 130 | IR130 | 8 | 8 | 2 ICLK |
| 0008 7083h | ICU | Interrupt Request Register 131 | IR131 | 8 | 8 | 2 ICLK |
| 0008 7084h | ICU | Interrupt Request Register 132 | IR132 | 8 | 8 | 2 ICLK |
| 0008 7085h | ICU | Interrupt Request Register 133 | IR133 | 8 | 8 | 2 ICLK |
| 0008 7086h | ICU | Interrupt Request Register 134 | IR134 | 8 | 8 | 2 ICLK |
| 0008 7087h | ICU | Interrupt Request Register 135 | IR135 | 8 | 8 | 2 ICLK |
| 0008 7088h | ICU | Interrupt Request Register 136 | IR136 | 8 | 8 | 2 ICLK |
| 0008 7089h | ICU | Interrupt Request Register 137 | IR137 | 8 | 8 | 2 ICLK |
| 0008 708Ah | ICU | Interrupt Request Register 138 | IR138 | 8 | 8 | 2 ICLK |
| 0008 708Bh | ICU | Interrupt Request Register 139 | IR139 | 8 | 8 | 2 ICLK |
| 0008 708Ch | ICU | Interrupt Request Register 140 | IR140 | 8 | 8 | 2 ICLK |
| 0008 708Dh | ICU | Interrupt Request Register 141 | IR141 | 8 | 8 | 2 ICLK |
| 0008 70AAh | ICU | Interrupt Request Register 170 | IR170 | 8 | 8 | 2 ICLK |

Table 4.1 List of I/O Registers (Address Order) (6/16)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access States |
|------------|---------------|---|-----------------|----------------|-------------|-------------------------|
| 0008 7594h | ICU | NMI Pin Digital Filter Setting Register | NMIFLTC | 8 | 8 | 2 ICLK |
| 0008 8000h | CMT | Compare Match Timer Start Register 0 | CMSTR0 | 16 | 16 | 2 or 3 PCLKB |
| 0008 8002h | CMT0 | Compare Match Timer Control Register | CMCR | 16 | 16 | 2 or 3 PCLKB |
| 0008 8004h | CMT0 | Compare Match Timer Counter | CMCNT | 16 | 16 | 2 or 3 PCLKB |
| 0008 8006h | CMT0 | Compare Match Timer Constant Register | CMCOR | 16 | 16 | 2 or 3 PCLKB |
| 0008 8008h | CMT1 | Compare Match Timer Control Register | CMCR | 16 | 16 | 2 or 3 PCLKB |
| 0008 800Ah | CMT1 | Compare Match Timer Counter | CMCNT | 16 | 16 | 2 or 3 PCLKB |
| 0008 800Ch | CMT1 | Compare Match Timer Constant Register | CMCOR | 16 | 16 | 2 or 3 PCLKB |
| 0008 8030h | IWDT | IWDT Refresh Register | IWDTRR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8032h | IWDT | IWDT Control Register | IWDTCR | 16 | 16 | 2 or 3 PCLKB |
| 0008 8034h | IWDT | IWDT Status Register | IWDTSR | 16 | 16 | 2 or 3 PCLKB |
| 0008 8036h | IWDT | IWDT Reset Control Register | IWDTRCR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8038h | IWDT | IWDT Count Stop Control Register | IWDTCSTPR | 8 | 8 | 2 or 3 PCLKB |
| 0008 80C0h | DA | D/A Data Register 0 | DADR0 | 16 | 16 | 2 or 3 PCLKB |
| 0008 80C2h | DA | D/A Data Register 1 | DADR1 | 16 | 16 | 2 or 3 PCLKB |
| 0008 80C4h | DA | D/A Control Register | DACR | 8 | 8 | 2 or 3 PCLKB |
| 0008 80C5h | DA | DADRM Format Select Register | DADPR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8280h | CRC | CRC Control Register | CRCCR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8281h | CRC | CRC Data Input Register | CRCDIR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8282h | CRC | CRC Data Output Register | CRCDOR | 16 | 16 | 2 or 3 PCLKB |
| 0008 8300h | RIIC0 | I ² C Bus Control Register 1 | ICCR1 | 8 | 8 | 2 or 3 PCLKB |
| 0008 8301h | RIIC0 | I ² C Bus Control Register 2 | ICCR2 | 8 | 8 | 2 or 3 PCLKB |
| 0008 8302h | RIIC0 | I ² C Bus Mode Register 1 | ICMR1 | 8 | 8 | 2 or 3 PCLKB |
| 0008 8303h | RIIC0 | I ² C Bus Mode Register 2 | ICMR2 | 8 | 8 | 2 or 3 PCLKB |
| 0008 8304h | RIIC0 | I ² C Bus Mode Register 3 | ICMR3 | 8 | 8 | 2 or 3 PCLKB |
| 0008 8305h | RIIC0 | I ² C Bus Function Enable Register | ICFER | 8 | 8 | 2 or 3 PCLKB |
| 0008 8306h | RIIC0 | I ² C Bus Status Enable Register | ICSER | 8 | 8 | 2 or 3 PCLKB |
| 0008 8307h | RIIC0 | I ² C Bus Interrupt Enable Register | ICIER | 8 | 8 | 2 or 3 PCLKB |
| 0008 8308h | RIIC0 | I ² C Bus Status Register 1 | ICSR1 | 8 | 8 | 2 or 3 PCLKB |
| 0008 8309h | RIIC0 | I ² C Bus Status Register 2 | ICSR2 | 8 | 8 | 2 or 3 PCLKB |
| 0008 830Ah | RIIC0 | Slave Address Register L0 | SARL0 | 8 | 8 | 2 or 3 PCLKB |
| 0008 830Ah | RIIC0 | Timeout Internal Counter L | TMOCNL | 8 | 8 | 2 or 3 PCLKB |
| 0008 830Bh | RIIC0 | Slave Address Register U0 | SARU0 | 8 | 8 | 2 or 3 PCLKB |
| 0008 830Bh | RIIC0 | Timeout Internal Counter U | TMOCNTU | 8 | 8 *1 | 2 or 3 PCLKB |
| 0008 830Ch | RIIC0 | Slave Address Register L1 | SARL1 | 8 | 8 | 2 or 3 PCLKB |
| 0008 830Dh | RIIC0 | Slave Address Register U1 | SARU1 | 8 | 8 | 2 or 3 PCLKB |
| 0008 830Eh | RIIC0 | Slave Address Register L2 | SARL2 | 8 | 8 | 2 or 3 PCLKB |
| 0008 830Fh | RIIC0 | Slave Address Register U2 | SARU2 | 8 | 8 | 2 or 3 PCLKB |
| 0008 8310h | RIIC0 | I ² C Bus Bit Rate Low-Level Register | ICBRL | 8 | 8 | 2 or 3 PCLKB |
| 0008 8311h | RIIC0 | I ² C Bus Bit Rate High-Level Register | ICBRH | 8 | 8 | 2 or 3 PCLKB |
| 0008 8312h | RIIC0 | I ² C Bus Transmit Data Register | ICDRT | 8 | 8 | 2 or 3 PCLKB |
| 0008 8313h | RIIC0 | I ² C Bus Receive Data Register | ICDRR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8380h | RSPI0 | RSPI Control Register | SPCR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8381h | RSPI0 | RSPI Slave Select Polarity Register | SSLP | 8 | 8 | 2 or 3 PCLKB |
| 0008 8382h | RSPI0 | RSPI Pin Control Register | SPPCR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8383h | RSPI0 | RSPI Status Register | SPSR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8384h | RSPI0 | RSPI Data Register | SPDR | 32 | 16, 32 | 2 or 3 PCLKB/2ICLK |
| 0008 8388h | RSPI0 | RSPI Sequence Control Register | SPSCR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8389h | RSPI0 | RSPI Sequence Status Register | SPSSR | 8 | 8 | 2 or 3 PCLKB |
| 0008 838Ah | RSPI0 | RSPI Bit Rate Register | SPBR | 8 | 8 | 2 or 3 PCLKB |
| 0008 838Bh | RSPI0 | RSPI Data Control Register | SPDCR | 8 | 8 | 2 or 3 PCLKB |
| 0008 838Ch | RSPI0 | RSPI Clock Delay Register | SPCKD | 8 | 8 | 2 or 3 PCLKB |

Table 4.1 List of I/O Registers (Address Order) (7/16)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access States |
|------------|---------------|---|-----------------|----------------|-------------|-------------------------|
| 0008 838Dh | RSPI0 | RSPI Slave Select Negation Delay Register | SSLND | 8 | 8 | 2 or 3 PCLKB |
| 0008 838Eh | RSPI0 | RSPI Next-Access Delay Register | SPND | 8 | 8 | 2 or 3 PCLKB |
| 0008 838Fh | RSPI0 | RSPI Control Register 2 | SPCR2 | 8 | 8 | 2 or 3 PCLKB |
| 0008 8390h | RSPI0 | RSPI Command Register 0 | SPCMD0 | 16 | 16 | 2 or 3 PCLKB |
| 0008 8392h | RSPI0 | RSPI Command Register 1 | SPCMD1 | 16 | 16 | 2 or 3 PCLKB |
| 0008 8394h | RSPI0 | RSPI Command Register 2 | SPCMD2 | 16 | 16 | 2 or 3 PCLKB |
| 0008 8396h | RSPI0 | RSPI Command Register 3 | SPCMD3 | 16 | 16 | 2 or 3 PCLKB |
| 0008 8398h | RSPI0 | RSPI Command Register 4 | SPCMD4 | 16 | 16 | 2 or 3 PCLKB |
| 0008 839Ah | RSPI0 | RSPI Command Register 5 | SPCMD5 | 16 | 16 | 2 or 3 PCLKB |
| 0008 839Ch | RSPI0 | RSPI Command Register 6 | SPCMD6 | 16 | 16 | 2 or 3 PCLKB |
| 0008 839Eh | RSPI0 | RSPI Command Register 7 | SPCMD7 | 16 | 16 | 2 or 3 PCLKB |
| 0008 8600h | MTU3 | Timer Control Register | TCR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8601h | MTU4 | Timer Control Register | TCR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8602h | MTU3 | Timer Mode Register | TMDR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8603h | MTU4 | Timer Mode Register | TMDR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8604h | MTU3 | Timer I/O Control Register H | TIORH | 8 | 8 | 2 or 3 PCLKB |
| 0008 8605h | MTU3 | Timer I/O Control Register L | TIORL | 8 | 8 | 2 or 3 PCLKB |
| 0008 8606h | MTU4 | Timer I/O Control Register H | TIORH | 8 | 8 | 2 or 3 PCLKB |
| 0008 8607h | MTU4 | Timer I/O Control Register L | TIORL | 8 | 8 | 2 or 3 PCLKB |
| 0008 8608h | MTU3 | Timer Interrupt Enable Register | TIER | 8 | 8 | 2 or 3 PCLKB |
| 0008 8609h | MTU4 | Timer Interrupt Enable Register | TIER | 8 | 8 | 2 or 3 PCLKB |
| 0008 860Ah | MTU | Timer Output Master Enable Register | TOER | 8 | 8 | 2 or 3 PCLKB |
| 0008 860Dh | MTU | Timer Gate Control Register | TGCR | 8 | 8 | 2 or 3 PCLKB |
| 0008 860Eh | MTU | Timer Output Control Register 1 | TOCR1 | 8 | 8 | 2 or 3 PCLKB |
| 0008 860Fh | MTU | Timer Output Control Register 2 | TOCR2 | 8 | 8 | 2 or 3 PCLKB |
| 0008 8610h | MTU3 | Timer Counter | TCNT | 16 | 16 | 2 or 3 PCLKB |
| 0008 8612h | MTU4 | Timer Counter | TCNT | 16 | 16 | 2 or 3 PCLKB |
| 0008 8614h | MTU | Timer Cycle Data Register | TCDR | 16 | 16 | 2 or 3 PCLKB |
| 0008 8616h | MTU | Timer Dead Time Data Register | TDDR | 16 | 16 | 2 or 3 PCLKB |
| 0008 8618h | MTU3 | Timer General Register A | TGRA | 16 | 16 | 2 or 3 PCLKB |
| 0008 861Ah | MTU3 | Timer General Register B | TGRB | 16 | 16 | 2 or 3 PCLKB |
| 0008 861Ch | MTU4 | Timer General Register A | TGRA | 16 | 16 | 2 or 3 PCLKB |
| 0008 861Eh | MTU4 | Timer General Register B | TGRB | 16 | 16 | 2 or 3 PCLKB |
| 0008 8620h | MTU | Timer Subcounter | TCNTS | 16 | 16 | 2 or 3 PCLKB |
| 0008 8622h | MTU | Timer Cycle Buffer Register | TCBR | 16 | 16 | 2 or 3 PCLKB |
| 0008 8624h | MTU3 | Timer General Register C | TGRC | 16 | 16 | 2 or 3 PCLKB |
| 0008 8626h | MTU3 | Timer General Register D | TGRD | 16 | 16 | 2 or 3 PCLKB |
| 0008 8628h | MTU4 | Timer General Register C | TGRC | 16 | 16 | 2 or 3 PCLKB |
| 0008 862Ah | MTU4 | Timer General Register D | TGRD | 16 | 16 | 2 or 3 PCLKB |
| 0008 862Ch | MTU3 | Timer Status Register | TSR | 8 | 8 | 2 or 3 PCLKB |
| 0008 862Dh | MTU4 | Timer Status Register | TSR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8630h | MTU | Timer Interrupt Skipping Set Register | TITCR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8631h | MTU | Timer Interrupt Skipping Counter | TITCNT | 8 | 8 | 2 or 3 PCLKB |
| 0008 8632h | MTU | Timer Buffer Transfer Set Register | TBTERR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8634h | MTU | Timer Dead Time Enable Register | TDER | 8 | 8 | 2 or 3 PCLKB |
| 0008 8636h | MTU | Timer Output Level Buffer Register | TOLBR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8638h | MTU3 | Timer Buffer Operation Transfer Mode Register | TBTM | 8 | 8 | 2 or 3 PCLKB |
| 0008 8639h | MTU4 | Timer Buffer Operation Transfer Mode Register | TBTM | 8 | 8 | 2 or 3 PCLKB |
| 0008 8640h | MTU4 | Timer A/D Converter Start Request Control Register | TADCR | 16 | 16 | 2 or 3 PCLKB |
| 0008 8644h | MTU4 | Timer A/D Converter Start Request Cycle Set Register A | TADCORA | 16 | 16 | 2 or 3 PCLKB |
| 0008 8646h | MTU4 | Timer A/D Converter Start Request Cycle Set Register B | TADCORB | 16 | 16 | 2 or 3 PCLKB |
| 0008 8648h | MTU4 | Timer A/D Converter Start Request Cycle Set Buffer Register A | TADCOBRA | 16 | 16 | 2 or 3 PCLKB |

Table 4.1 List of I/O Registers (Address Order) (8/16)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access States |
|------------|---------------|---|-----------------|----------------|-------------|-------------------------|
| 0008 864Ah | MTU4 | Timer A/D Converter Start Request Cycle Set Buffer Register B | TADCOBRB | 16 | 16 | 2 or 3 PCLKB |
| 0008 8660h | MTU | Timer Waveform Control Register | TWCR | 8 | 8, 16 | 2 or 3 PCLKB |
| 0008 8680h | MTU | Timer Start Register | TSTR | 8 | 8, 16 | 2 or 3 PCLKB |
| 0008 8681h | MTU | Timer Synchronous Register | TSYR | 8 | 8, 16 | 2 or 3 PCLKB |
| 0008 8684h | MTU | Timer Read/Write Enable Register | TRWER | 8 | 8, 16 | 2 or 3 PCLKB |
| 0008 8690h | MTU0 | Noise Filter Control Register | NFCR | 8 | 8, 16 | 2 or 3 PCLKB |
| 0008 8691h | MTU1 | Noise Filter Control Register | NFCR | 8 | 8, 16 | 2 or 3 PCLKB |
| 0008 8692h | MTU2 | Noise Filter Control Register | NFCR | 8 | 8, 16 | 2 or 3 PCLKB |
| 0008 8693h | MTU3 | Noise Filter Control Register | NFCR | 8 | 8, 16 | 2 or 3 PCLKB |
| 0008 8694h | MTU4 | Noise Filter Control Register | NFCR | 8 | 8, 16 | 2 or 3 PCLKB |
| 0008 8695h | MTU5 | Noise Filter Control Register | NFCR | 8 | 8, 16 | 2 or 3 PCLKB |
| 0008 8700h | MTU0 | Timer Control Register | TCR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8701h | MTU0 | Timer Mode Register | TMDR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8702h | MTU0 | Timer I/O Register H | TIORH | 8 | 8 | 2 or 3 PCLKB |
| 0008 8703h | MTU0 | Timer I/O Control Register L | TIORL | 8 | 8 | 2 or 3 PCLKB |
| 0008 8704h | MTU0 | Timer Interrupt Enable Register | TIER | 8 | 8 | 2 or 3 PCLKB |
| 0008 8705h | MTU0 | Timer Status Register | TSR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8706h | MTU0 | Timer Counter | TCNT | 16 | 16 | 2 or 3 PCLKB |
| 0008 8708h | MTU0 | Timer General Register A | TGRA | 16 | 16 | 2 or 3 PCLKB |
| 0008 870Ah | MTU0 | Timer General Register B | TGRB | 16 | 16 | 2 or 3 PCLKB |
| 0008 870Ch | MTU0 | Timer General Register C | TGRC | 16 | 16 | 2 or 3 PCLKB |
| 0008 870Eh | MTU0 | Timer General Register D | TGRD | 16 | 16 | 2 or 3 PCLKB |
| 0008 8720h | MTU0 | Timer General Register E | TGRE | 16 | 16 | 2 or 3 PCLKB |
| 0008 8722h | MTU0 | Timer General Register F | TGRF | 16 | 16 | 2 or 3 PCLKB |
| 0008 8724h | MTU0 | Timer Interrupt Enable Register 2 | TIER2 | 8 | 8 | 2 or 3 PCLKB |
| 0008 8726h | MTU0 | Timer Buffer Operation Transfer Mode Register | TBTM | 8 | 8 | 2 or 3 PCLKB |
| 0008 8780h | MTU1 | Timer Control Register | TCR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8781h | MTU1 | Timer Mode Register | TMDR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8782h | MTU1 | Timer I/O Control Register | TIOR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8784h | MTU1 | Timer Interrupt Enable Register | TIER | 8 | 8 | 2 or 3 PCLKB |
| 0008 8785h | MTU1 | Timer Status Register | TSR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8786h | MTU1 | Timer Counter | TCNT | 16 | 16 | 2 or 3 PCLKB |
| 0008 8788h | MTU1 | Timer General Register A | TGRA | 16 | 16 | 2 or 3 PCLKB |
| 0008 878Ah | MTU1 | Timer General Register B | TGRB | 16 | 16 | 2 or 3 PCLKB |
| 0008 8790h | MTU1 | Timer Input Capture Control Register | TICCR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8800h | MTU2 | Timer Control Register | TCR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8801h | MTU2 | Timer Mode Register | TMDR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8802h | MTU2 | Timer I/O Control Register | TIOR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8804h | MTU2 | Timer Interrupt Enable Register | TIER | 8 | 8 | 2 or 3 PCLKB |
| 0008 8805h | MTU2 | Timer Status Register | TSR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8806h | MTU2 | Timer Counter | TCNT | 16 | 16 | 2 or 3 PCLKB |
| 0008 8808h | MTU2 | Timer General Register A | TGRA | 16 | 16 | 2 or 3 PCLKB |
| 0008 880Ah | MTU2 | Timer General Register B | TGRB | 16 | 16 | 2 or 3 PCLKB |
| 0008 8880h | MTU5 | Timer Counter U | TCNTU | 16 | 16 | 2 or 3 PCLKB |
| 0008 8882h | MTU5 | Timer General Register U | TGRU | 16 | 16 | 2 or 3 PCLKB |
| 0008 8884h | MTU5 | Timer Control Register U | TCRU | 8 | 8 | 2 or 3 PCLKB |
| 0008 8886h | MTU5 | Timer I/O Control Register U | TIORU | 8 | 8 | 2 or 3 PCLKB |
| 0008 8890h | MTU5 | Timer Counter V | TCNTV | 16 | 16 | 2 or 3 PCLKB |
| 0008 8892h | MTU5 | Timer General Register V | TGRV | 16 | 16 | 2 or 3 PCLKB |
| 0008 8894h | MTU5 | Timer Control Register V | TCRV | 8 | 8 | 2 or 3 PCLKB |
| 0008 8896h | MTU5 | Timer I/O Control Register V | TIORV | 8 | 8 | 2 or 3 PCLKB |
| 0008 88A0h | MTU5 | Timer Counter W | TCNTW | 16 | 16 | 2 or 3 PCLKB |

[128-Kbyte or less flash memory]

Table 5.7 DC Characteristics (5) (1/2)

Conditions: $1.8\text{ V} \leq \text{VCC} = \text{VCC_USB} \leq 3.6\text{ V}$, $1.8\text{ V} \leq \text{AVSS0} \leq 3.6\text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0\text{ V}$, $T_a = -40\text{ to }+105^\circ\text{C}$

| Item | | | | | Symbol | Typ *4 | Max | Unit | Test Conditions | | |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------|-----------------|---------------------------|---------------|------|--------------------|-----|---|
| Supply current*1 | High-speed operating mode | Normal operating mode | No peripheral operation*2 | ICLK = 32 MHz | I _{CC} | 3.2 | — | mA | | | |
| | | | | ICLK = 16 MHz | | 2.2 | — | | | | |
| | | | | ICLK = 8 MHz | | 1.7 | — | | | | |
| | | | All peripheral operation: Normal*3 | ICLK = 32 MHz | | 10.6 | — | | | | |
| | | | | ICLK = 16 MHz | | 6.1 | — | | | | |
| | | | | ICLK = 8 MHz | | 3.7 | — | | | | |
| | | | All peripheral operation: Max.*3 | ICLK = 32 MHz | | — | 24 | | | | |
| | | | | Sleep mode | | No peripheral operation*2 | ICLK = 32 MHz | | | 1.8 | — |
| | | | | | | | ICLK = 16 MHz | | | 1.4 | — |
| | | ICLK = 8 MHz | 1.1 | | | | — | | | | |
| | | All peripheral operation: Normal*3 | ICLK = 32 MHz | 6.4 | | — | | | | | |
| | | | ICLK = 16 MHz | 3.7 | | — | | | | | |
| | | | ICLK = 8 MHz | 2.4 | | — | | | | | |
| | | Deep sleep mode | No peripheral operation*2 | ICLK = 32 MHz | | 1.2 | — | | | | |
| | | | | ICLK = 16 MHz | | 1.0 | — | | | | |
| | ICLK = 8 MHz | | | 0.90 | — | | | | | | |
| | All peripheral operation: Normal*3 | | ICLK = 32 MHz | 4.6 | — | | | | | | |
| | | | ICLK = 16 MHz | 2.8 | — | | | | | | |
| | | | ICLK = 8 MHz | 1.8 | — | | | | | | |
| | Increase during flash rewrite*5 | | | | | | 2.5 | — | | | |
| | Middle-speed operating modes | | Normal operating mode | No peripheral operation*6 | ICLK = 12 MHz | I _{CC} | 2.0 | — | | mA | |
| | | | | | ICLK = 8 MHz | | 1.3 | — | | | |
| | | ICLK = 1 MHz | | | 0.75 | | — | | | | |
| | | All peripheral operation: Normal*7 | | ICLK = 12 MHz | 4.9 | | — | | | | |
| | | | | ICLK = 8 MHz | 3.5 | | — | | | | |
| | | | | ICLK = 1 MHz | 1.2 | | — | | | | |
| | | All peripheral operation: Max.*7 | | ICLK = 12 MHz | — | | 11 | | | | |
| Sleep mode | | | | No peripheral operation*6 | ICLK = 12 MHz | | 1.4 | — | | | |
| | | | | | ICLK = 8 MHz | | 0.85 | — | | | |
| | | ICLK = 1 MHz | | | 0.65 | | — | | | | |
| All peripheral operation: Normal*7 | | ICLK = 12 MHz | | 3.2 | — | | | | | | |
| | | ICLK = 8 MHz | | 2.2 | — | | | | | | |
| | | ICLK = 1 MHz | | 1.0 | — | | | | | | |
| Deep sleep mode | | No peripheral operation*6 | | ICLK = 12 MHz | 1.2 | | — | | | | |
| | | | | ICLK = 8 MHz | 0.70 | | — | | | | |
| | | | ICLK = 1 MHz | 0.60 | — | | | | | | |
| | | All peripheral operation: Normal*7 | ICLK = 12 MHz | 2.5 | — | | | | | | |
| | | | ICLK = 8 MHz | 1.8 | — | | | | | | |
| | | | ICLK = 1 MHz | 0.90 | — | | | | | | |
| Increase during flash rewrite*5 | | | | | | 2.5 | — | | | | |




Figure 5.14 V_{OH}/V_{OL} and I_{OH}/I_{OL} Temperature Characteristics of General Ports (Except for the RIIC Output Pin, Ports P40 to P44, P46, Ports PJ6, PJ7) at $V_{CC} = 2.7$ V (Reference Data)




Figure 5.15 V_{OH}/V_{OL} and I_{OH}/I_{OL} Temperature Characteristics of General Ports (Except for the RIIC Output Pin, Ports P40 to P44, P46, Ports PJ6, PJ7) at $V_{CC} = 3.3$ V (Reference Data)

5.3 AC Characteristics

5.3.1 Clock Timing

Table 5.21 Operation Frequency Value (High-Speed Operating Mode)

Conditions: $1.8\text{ V} \leq \text{VCC} = \text{VCC_USB} \leq 3.6\text{ V}$, $1.8\text{ V} \leq \text{AVSS0} \leq 3.6\text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0\text{ V}$, $T_a = -40$ to $+105^\circ\text{C}$

| Item | | Symbol | VCC | | | | Unit |
|-----------------------------|-----------------------------------|------------------|--------------|--------------|--------------|-------------------|------|
| | | | 1.8 to 2.4 V | 2.4 to 2.7 V | 2.7 to 3.6 V | When USB in Use*4 | |
| Maximum operating frequency | System clock (ICLK) | f_{max} | 8 | 16 | 32 | 24 | MHz |
| | FlashIF clock (FCLK)*1, *2 | | 8 | 16 | 32 | 24 | |
| | Peripheral module clock (PCLKB) | | 8 | 16 | 32 | 24 | |
| | Peripheral module clock (PCLKD)*3 | | 8 | 16 | 32 | 24 | |
| | USB clock (UCLK) | f_{usb} | — | — | — | 48 | |

Note 1. The lower-limit frequency of FCLK is 1 MHz during programming or erasing of the flash memory. When using FCLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note 2. The frequency accuracy of FCLK should be $\pm 3.5\%$. Confirm the frequency accuracy of the clock source.

Note 3. The lower-limit frequency of PCLKD is 4 MHz at 2.4 V or above and 1 MHz at below 2.4 V when the A/D converter is in use.

Note 4. The VCC_USB range is 3.0 to 3.6 V when the USB clock is in use.

Table 5.22 Operation Frequency Value (Middle-Speed Operating Mode)

Conditions: $1.8\text{ V} \leq \text{VCC} = \text{VCC_USB} \leq 3.6\text{ V}$, $1.8\text{ V} \leq \text{AVSS0} \leq 3.6\text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0\text{ V}$, $T_a = -40$ to $+105^\circ\text{C}$

| Item | | Symbol | VCC | | | | Unit |
|-----------------------------|-----------------------------------|------------------|--------------|--------------|--------------|-------------------|------|
| | | | 1.8 to 2.4 V | 2.4 to 2.7 V | 2.7 to 3.6 V | When USB in Use*4 | |
| Maximum operating frequency | System clock (ICLK) | f_{max} | 8 | 12 | 12 | 12 | MHz |
| | FlashIF clock (FCLK)*1, *2 | | 8 | 12 | 12 | 12 | |
| | Peripheral module clock (PCLKB) | | 8 | 12 | 12 | 12 | |
| | Peripheral module clock (PCLKD)*3 | | 8 | 12 | 12 | 12 | |
| | USB clock (UCLK) | f_{usb} | — | — | — | 48 | |

Note 1. The lower-limit frequency of FCLK is 1 MHz during programming or erasing of the flash memory. When using FCLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note 2. The frequency accuracy of FCLK should be $\pm 3.5\%$.

Note 3. The lower-limit frequency of PCLKD is 4 MHz at 2.4 V or above and 1 MHz at below 2.4 V when the A/D converter is in use.

Note 4. The VCC_USB range is 3.0 to 3.6 V when the USB clock is in use.

Table 5.23 Operation Frequency Value (Low-Speed Operating Mode)

Conditions: $1.8\text{ V} \leq \text{VCC} = \text{VCC_USB} \leq 3.6\text{ V}$, $1.8\text{ V} \leq \text{AVSS0} \leq 3.6\text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0\text{ V}$, $T_a = -40$ to $+105^\circ\text{C}$

| Item | | Symbol | VCC | | | Unit |
|-----------------------------|-----------------------------------|------------------|--------------|--------------|--------------|------|
| | | | 1.8 to 2.4 V | 2.4 to 2.7 V | 2.7 to 3.6 V | |
| Maximum operating frequency | System clock (ICLK) | f_{max} | 32.768 | | | kHz |
| | FlashIF clock (FCLK)*1 | | 32.768 | | | |
| | Peripheral module clock (PCLKB) | | 32.768 | | | |
| | Peripheral module clock (PCLKD)*2 | | 32.768 | | | |

Note 1. Programming and erasing the flash memory is impossible.

Note 2. The A/D converter cannot be used.

5.3.4 Control Signal Timing

Table 5.31 Control Signal Timing

Conditions: $1.8\text{ V} \leq VCC = VCC_USB \leq 3.6\text{ V}$, $1.8\text{ V} \leq AVSS0 \leq 3.6\text{ V}$, $VSS = AVSS0 = VSS_USB = 0\text{ V}$, $T_a = -40\text{ to }+105^\circ\text{C}$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions | |
|-----------------|------------|-----------------------------|------|------|------|--|---|
| NMI pulse width | t_{NMIW} | 200 | — | — | ns | NMI digital filter disabled (NMIFLTE.NFLTEN = 0) | $t_{Pcyc} \times 2 \leq 200\text{ ns}$ |
| | | $t_{Pcyc} \times 2^{*1}$ | — | — | | | $t_{Pcyc} \times 2 > 200\text{ ns}$ |
| | | 200 | — | — | | NMI digital filter enabled (NMIFLTE.NFLTEN = 1) | $t_{NMICK} \times 3 \leq 200\text{ ns}$ |
| | | $t_{NMICK} \times 3.5^{*2}$ | — | — | | | $t_{NMICK} \times 3 > 200\text{ ns}$ |
| IRQ pulse width | t_{IRQW} | 200 | — | — | ns | IRQ digital filter disabled (IRQFLTE0.FLTENi = 0) | $t_{Pcyc} \times 2 \leq 200\text{ ns}$ |
| | | $t_{Pcyc} \times 2^{*1}$ | — | — | | | $t_{Pcyc} \times 2 > 200\text{ ns}$ |
| | | 200 | — | — | | IRQ digital filter enabled (IRQFLTE0.FLTENi = 1) | $t_{IRQCK} \times 3 \leq 200\text{ ns}$ |
| | | $t_{IRQCK} \times 3.5^{*3}$ | — | — | | | $t_{IRQCK} \times 3 > 200\text{ ns}$ |

Note: • 200 ns minimum in software standby mode.

Note 1. t_{Pcyc} indicates the cycle of PCLKB.

Note 2. t_{NMICK} indicates the cycle of the NMI digital filter sampling clock.

Note 3. t_{IRQCK} indicates the cycle of the IRQi digital filter sampling clock (i = 0 to 7).



Figure 5.36 NMI Interrupt Input Timing



Figure 5.37 IRQ Interrupt Input Timing

Table 5.33 Timing of On-Chip Peripheral Modules (2)

Conditions: $1.8\text{ V} \leq V_{CC} = V_{CC_USB} \leq 3.6\text{ V}$, $1.8\text{ V} \leq AV_{SS0} \leq 3.6\text{ V}$, $V_{SS} = AV_{SS0} = V_{SS_USB} = 0\text{ V}$,
 $T_a = -40\text{ to }+105^\circ\text{C}$, $C = 30\text{ pF}$

| Item | | | Symbol | Min. | Max. | Unit | Test Conditions |
|------|------------------------------------|----------------|------------------------------|---|--|---------------|-------------------------------|
| RSPI | RSPCK clock cycle | Master | t_{SPCyc} | 2 | 4096 | t_{Pcyc}^*1 | Figure 5.46 |
| | | Slave | | 8 | 4096 | | |
| | RSPCK clock high pulse width | Master | t_{SPCKWH} | $(t_{SPCyc} - t_{SPCKr} - t_{SPCKf})/2 - 3$ | — | ns | |
| | | Slave | | $(t_{SPCyc} - t_{SPCKr} - t_{SPCKf})/2$ | — | | |
| | RSPCK clock low pulse width | Master | t_{SPCKWL} | $(t_{SPCyc} - t_{SPCKr} - t_{SPCKf})/2 - 3$ | — | ns | |
| | | Slave | | $(t_{SPCyc} - t_{SPCKr} - t_{SPCKf})/2$ | — | | |
| | RSPCK clock rise/fall time | Output | t_{SPCKr} , t_{SPCKf} | 2.7 V or above | 10 | ns | |
| | | | | 1.8 V or above | 15 | | |
| | | Input | — | 1 | μs | | |
| | Data input setup time | Master | t_{SU} | 2.7 V or above | — | ns | Figure 5.47 to Figure 5.52 |
| | | | | 1.8 V or above | 30 | | |
| | | Slave | | $25 - t_{Pcyc}$ | — | | |
| | Data input hold time | Master | t_H | RSPCK set to a division ratio other than PCLKB divided by 2 | t_{Pcyc} | ns | |
| | | | | RSPCK set to PCLKB divided by 2 | 0 | | |
| | | Slave | | t_H | $20 + 2 \times t_{Pcyc}$ | | |
| | SSL setup time | Master | t_{LEAD} | $-30 + N \times 2 \times t_{SPCyc}$ | — | ns | |
| | | Slave | | 2 | — | | |
| | SSL hold time | Master | t_{LAG} | $-30 + N \times 3 \times t_{SPCyc}$ | — | ns | |
| | | Slave | | 2 | — | | |
| | Data output delay time | Master | t_{OD} | 2.7 V or above | 14 | ns | |
| | | | | 1.8 V or above | 30 | | |
| | | Slave | | 2.7 V or above | $3 \times t_{Pcyc} + 65$ | | |
| | | | | 1.8 V or above | $3 \times t_{Pcyc} + 105$ | | |
| | Data output hold time | Master | t_{OH} | 2.7 V or above | 0 | ns | |
| | | | | 1.8 V or above | -20 | | |
| | | Slave | | 0 | — | | |
| | Successive transmission delay time | Master | t_{TD} | $t_{SPCyc} + 2 \times t_{Pcyc}$ | $8 \times t_{SPCyc} + 2 \times t_{Pcyc}$ | ns | |
| | | Slave | | $4 \times t_{Pcyc}$ | — | | |
| | MOSI and MISO rise/fall time | Output | t_{Dr} , t_{Df} | 2.7 V or above | 10 | ns | |
| | | | | 1.8 V or above | 20 | | |
| | | Input | | — | 1 | μs | |
| | SSL rise/fall time | Output | t_{SSLr} , t_{SSLf} | — | 20 | ns | |
| | | Input | | — | 1 | | |
| | Slave access time | 2.7 V or above | t_{SA} | — | 6 | t_{Pcyc} | Figure 5.51, Figure 5.52 |
| | | 1.8 V or above | | — | 7 | | |
| | Slave output release time | 2.7 V or above | t_{REL} | — | 5 | t_{Pcyc} | |
| | | 1.8 V or above | | — | 6 | | |

Note 1. t_{Pcyc} : PCLK cycle

Note 2. N: An integer from 1 to 8 that can be set by the RSPI clock delay register (SPCKD)

Note 3. N: An integer from 1 to 8 that can be set by the RSPI slave select negation delay register (SSLND)




Figure 5.46 RSPI Clock Timing and Simple SPI Clock Timing




Figure 5.47 RSPI Timing (Master, CPHA = 0) (Bit Rate: PCLKB Set to Division Ratio Other Than Divided by 2) and Simple SPI Timing (Master, CKPH = 1)




Figure 5.57 Illustration of A/D Converter Characteristic Terms

Absolute accuracy

Absolute accuracy is the difference between output code based on the theoretical A/D conversion characteristics, and the actual A/D conversion result. When measuring absolute accuracy, the voltage at the midpoint of the width of analog input voltage (1-LSB width), that can meet the expectation of outputting an equal code based on the theoretical A/D conversion characteristics, is used as an analog input voltage. For example, if 12-bit resolution is used and if reference voltage ($V_{REFH0} = 3.072 \text{ V}$), then 1-LSB width becomes 0.75 mV, and 0 mV, 0.75 mV, 1.5 mV, ... are used as analog input voltages.

If analog input voltage is 6 mV, absolute accuracy = $\pm 5 \text{ LSB}$ means that the actual A/D conversion result is in the range of 003h to 00Dh though an output code, 008h, can be expected from the theoretical A/D conversion characteristics.

Integral nonlinearity error (INL)

Integral nonlinearity error is the maximum deviation between the ideal line when the measured offset and full-scale errors are zeroed, and the actual output code.

Differential nonlinearity error (DNL)

Differential nonlinearity error is the difference between 1-LSB width based on the ideal A/D conversion characteristics and the width of the actually output code.

Offset error

Offset error is the difference between a transition point of the ideal first output code and the actual first output code.

Full-scale error

Full-scale error is the difference between a transition point of the ideal last output code and the actual last output code.

5.6 D/A Conversion Characteristics

Table 5.43 D/A Conversion Characteristics

Conditions: $1.8\text{ V} \leq VCC = VCC_USB \leq 3.6\text{ V}$, $1.8\text{ V} \leq AVCC0 \leq 3.6\text{ V}$, $VSS = AVSS0 = VSS_USB = 0\text{ V}$, $fPCLKB \leq 32\text{ MHz}$,
 $T_a = -40\text{ to }+105^\circ\text{C}$

| Item | Min. | Typ. | Max. | Unit | Test Conditions |
|----------------------|------------------------------------|------|-----------|---------------|-----------------------------|
| Resolution | — | — | 8 | Bit | |
| Conversion time | $VCC = 2.7\text{ to }3.6\text{ V}$ | — | 3.0 | μs | 35-pF capacitive load |
| | $VCC = 1.6\text{ to }2.7\text{ V}$ | — | 6.0 | | |
| Absolute accuracy | $VCC = 2.4\text{ to }3.6\text{ V}$ | — | ± 3.0 | LSB | 2-M Ω resistive load |
| | $VCC = 1.8\text{ to }2.4\text{ V}$ | — | ± 3.5 | | |
| | $VCC = 2.4\text{ to }3.6\text{ V}$ | — | ± 2.0 | LSB | 4-M Ω resistive load |
| | $VCC = 1.8\text{ to }2.4\text{ V}$ | — | ± 2.5 | | |
| RO output resistance | — | 6.4 | — | k Ω | |

5.7 Temperature Sensor Characteristics

Table 5.44 Temperature Sensor Characteristics

Conditions: $2.0\text{ V} \leq VCC = VCC_USB \leq 3.6\text{ V}$, $2.0\text{ V} \leq AVCC0 \leq 3.6\text{ V}$, $VSS = AVSS0 = VSS_USB = 0\text{ V}$, $T_a = -40\text{ to }+105^\circ\text{C}$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
|--|--------------------|------|-----------|------|----------------------|----------------------|
| Relative accuracy | — | — | ± 1.5 | — | $^\circ\text{C}$ | 2.4 V or above |
| | | — | ± 2.0 | — | | Below 2.4 V |
| Temperature slope | — | — | -3.65 | — | mV/ $^\circ\text{C}$ | |
| Output voltage (at 25 $^\circ\text{C}$) | — | — | 1.05 | — | V | $VCC = 3.3\text{ V}$ |
| Temperature sensor start time | t_{START} | — | — | 5 | μs | |
| Sampling time | — | 5 | — | — | μs | |

5.8 Power-On Reset Circuit and Voltage Detection Circuit Characteristics

Table 5.45 Power-On Reset Circuit and Voltage Detection Circuit Characteristics (1)Conditions: $1.8\text{ V} \leq V_{CC} = V_{CC_USB} \leq 3.6\text{ V}$, $1.8\text{ V} \leq AV_{CC0} \leq 3.6\text{ V}$, $V_{SS} = AV_{SS0} = V_{SS_USB} = 0\text{ V}$, $T_a = -40$ to $+105^\circ\text{C}$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions | |
|-------------------------|------------------------------------|---------------|------|------|------|-----------------|------------------------------------|
| Voltage detection level | Power-on reset (POR) | V_{POR} | 1.35 | 1.50 | 1.65 | V | Figure 5.58, Figure 5.59 |
| | Voltage detection circuit (LVD1)*1 | V_{det1_4} | 3.00 | 3.10 | 3.20 | V | Figure 5.60 At falling edge VCC |
| V_{det1_5} | | 2.91 | 3.00 | 3.09 | | | |
| V_{det1_6} | | 2.81 | 2.90 | 2.99 | | | |
| V_{det1_7} | | 2.70 | 2.79 | 2.88 | | | |
| V_{det1_8} | | 2.60 | 2.68 | 2.76 | | | |
| V_{det1_9} | | 2.50 | 2.58 | 2.66 | | | |
| V_{det1_A} | | 2.40 | 2.48 | 2.56 | | | |
| V_{det1_B} | | 1.99 | 2.06 | 2.13 | | | |
| V_{det1_C} | | 1.90 | 1.96 | 2.02 | | | |
| | V_{det1_D} | 1.80 | 1.86 | 1.92 | | | |

Note: • These characteristics apply when noise is not superimposed on the power supply. When a setting is made so that the voltage detection level overlaps with that of the voltage detection circuit (LVD2), it cannot be specified which of LVD1 and LVD2 is used for voltage detection.

Note 1. n in the symbol V_{det1_n} denotes the value of the LVDLVL[3:0] bits.

Table 5.46 Power-On Reset Circuit and Voltage Detection Circuit Characteristics (2)Conditions: $1.8\text{ V} \leq V_{CC} = V_{CC_USB} \leq 3.6\text{ V}$, $1.8\text{ V} \leq AV_{CC0} \leq 3.6\text{ V}$, $V_{SS} = AV_{SS0} = V_{SS_USB} = 0\text{ V}$, $T_a = -40$ to $+105^\circ\text{C}$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions | |
|---|--|------------------|------|------|------|-----------------|--|
| Voltage detection level | Voltage detection circuit (LVD2)*1 | V_{det2_0} | 2.71 | 2.90 | 3.09 | V | Figure 5.61 At falling edge VCC |
| | | V_{det2_1} | 2.43 | 2.60 | 2.77 | | |
| | | V_{det2_2} | 1.87 | 2.00 | 2.13 | | |
| | | V_{det2_3} *2 | 1.69 | 1.80 | 1.91 | | |
| Wait time after power-on reset cancellation | At normal startup*3 | t_{POR} | — | 9.1 | — | ms | Figure 5.59 |
| | During fast startup time*4 | t_{POR} | — | 1.6 | — | | |
| Wait time after voltage monitoring 1 reset cancellation | Power-on voltage monitoring 1 reset disabled*3 | t_{LVD1} | — | 568 | — | μs | Figure 5.60 |
| | Power-on voltage monitoring 1 reset enabled*4 | | — | 100 | — | | |
| Wait time after voltage monitoring 2 reset cancellation | | t_{LVD2} | — | 100 | — | μs | Figure 5.61 |
| Response delay time | | t_{det} | — | — | 350 | μs | Figure 5.58 |
| Minimum VCC down time*5 | | t_{VOFF} | 350 | — | — | μs | Figure 5.58, VCC = 1.0 V or above |
| Power-on reset enable time | | $t_{W(POR)}$ | 1 | — | — | ms | Figure 5.59, VCC = below 1.0 V |
| LVD operation stabilization time (after LVD is enabled) | | $T_{d(E-A)}$ | — | — | 300 | μs | Figure 5.60, Figure 5.61 |
| Hysteresis width (LVD1 and LVD2) | | V_{LVH} | — | 70 | — | mV | Vdet1_4 selected |
| | | | — | 60 | — | | Vdet1_5 to 9, LVD2 selected |
| | | | — | 50 | — | | When selection is from among Vdet1_A to B. |
| | | | — | 40 | — | | When selection is from among Vdet1_C to D. |

Note: • These characteristics apply when noise is not superimposed on the power supply. When a setting is made so that the voltage detection level overlaps with that of the voltage detection circuit (LVD1), it cannot be specified which of LVD1 and LVD2 is used for voltage detection.

Note 1. n in the symbol V_{det2_n} denotes the value of the LVDLVL[3:0] bits.

Note 2. V_{det2_3} selection can be used only when the CMPA2 pin input voltage is selected and cannot be used when the power supply voltage (VCC) is selected.

Note 3. When OFS1.(STUPLVD1REN, FASTSTUP) = 11b.

Note 4. When OFS1.(STUPLVD1REN, FASTSTUP) \neq 11b.

Note 5. The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels V_{POR} , V_{det0} , V_{det1} , and V_{det2} for the POR/LVD.




Figure 5.64 Connecting Capacitors (48-pin LQFP)

NOTES FOR CMOS DEVICES

- (1) **VOLTAGE APPLICATION WAVEFORM AT INPUT PIN:** Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) **HANDLING OF UNUSED INPUT PINS:** Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) **PRECAUTION AGAINST ESD:** A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) **STATUS BEFORE INITIALIZATION:** Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) **POWER ON/OFF SEQUENCE:** In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) **INPUT OF SIGNAL DURING POWER OFF STATE :** Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.