



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | RX |
| Core Size | 32-Bit Single-Core |
| Speed | 32MHz |
| Connectivity | I ² C, SCI, SPI, USB OTG |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 46 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 8K x 8 |
| RAM Size | 16K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 14x12b; D/A 2x8b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-LQFP |
| Supplier Device Package | 64-LQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f51115adfk-30 |

1. Overview

1.1 Outline of Specifications

Table 1.1 lists the specifications, and Table 1.2 gives a comparison of the functions of the products in different packages.

Table 1.1 is for products with the greatest number of functions, so the number of peripheral modules and channels will differ in accordance with the package type. For details, see Table 1.2, Comparison of Functions for Different Packages.

Table 1.1 Outline of Specifications (1/3)


| Classification | Module/Function | Description |
|-----------------------|--|---|
| CPU | CPU | <ul style="list-style-type: none"> • Maximum operating frequency: 32 MHz • 32-bit RX CPU • Minimum instruction execution time: One instruction per clock cycle • Address space: 4-Gbyte linear • Register set <ul style="list-style-type: none"> General purpose: Sixteen 32-bit registers Control: Eight 32-bit registers Accumulator: One 64-bit register • Basic instructions: 73 • DSP instructions: 9 • Addressing modes: 10 • Data arrangement <ul style="list-style-type: none"> Instructions: Little endian Data: Selectable as little endian or big endian • On-chip 32-bit multiplier: 32-bit × 32-bit → 64-bit • On-chip divider: 32-bit ÷ 32-bit → 32 bits • Barrel shifter: 32 bits |
| Memory | ROM | <ul style="list-style-type: none"> • Capacity: 16 K /32 K /64 K /96 K /128 K /256 K /384 K /512 Kbytes • 32 MHz, no-wait memory access • Programming/erasing method: <ul style="list-style-type: none"> Serial programming (asynchronous serial communication/USB communication), self-programming |
| | RAM | <ul style="list-style-type: none"> • Capacity: 8 K /10 K /16 K /32 K /64 Kbytes • 32 MHz, no-wait memory access |
| | E2 DataFlash | <ul style="list-style-type: none"> • Capacity: 8 Kbytes • Number of erase/write cycles: 1,000,000 (typ) |
| MCU operating mode | | Single-chip mode |
| Clock | Clock generation circuit | <ul style="list-style-type: none"> • Main clock oscillator, sub-clock oscillator, low-speed on-chip oscillator, high-speed on-chip oscillator, PLL frequency synthesizer, and IWDT-dedicated on-chip oscillator • Oscillation stop detection: Available • Clock frequency accuracy measurement circuit (CAC) • Independent settings for the system clock (ICLK), peripheral module clock (PCLK), and FlashIF clock (FCLK) <ul style="list-style-type: none"> The CPU and system sections such as other bus masters run in synchronization with the system clock (ICLK): 32 MHz (at max.) Peripheral modules run in synchronization with the PCLK: 32 MHz (at max.) The flash peripheral circuit runs in synchronization with the FCLK: 32 MHz (at max.) • The ICLK frequency can only be set to FCLK, PCLKB, or PCLKD multiplied by n (n: 1, 2, 4, 8, 16, 32, 64). |
| Resets | | RES# pin reset, power-on reset, voltage monitoring reset, independent watchdog timer reset, and software reset |
| Voltage detection | Voltage detection circuit (LVDAa) | <ul style="list-style-type: none"> • When the voltage on VCC falls below the voltage detection level, an internal reset or internal interrupt is generated. Voltage detection circuit 1 is capable of selecting the detection voltage from 10 levels Voltage detection circuit 2 is capable of selecting the detection voltage from 4 levels |
| Low power consumption | Low power consumption functions | <ul style="list-style-type: none"> • Module stop function • Three low power consumption modes <ul style="list-style-type: none"> Sleep mode, deep sleep mode, and software standby mode |
| | Function for lower operating power consumption | <ul style="list-style-type: none"> • Operating power control modes <ul style="list-style-type: none"> High-speed operating mode, middle-speed operating mode, and low-speed operating mode |
| Interrupt | Interrupt controller (ICUb) | <ul style="list-style-type: none"> • Interrupt vectors: 82 • External interrupts: 9 (NMI, IRQ0 to IRQ7 pins) • Non-maskable interrupts: 4 (NMI pin, voltage monitoring 1 interrupt, voltage monitoring 2 interrupt, and IWDT interrupt) • 16 levels specifiable for the order of priority |

1.2 List of Products

Table 1.3 is a list of products, and Figure 1.1 shows how to read the product part no., memory capacity, and package type.

Table 1.3 List of Products (1/2)

| Group | Part No. | Orderable Part No. | Package | ROM Capacity | RAM Capacity | E2 DataFlash | Maximum Operating Frequency | Operating Temperature | | | |
|-------|--------------|--------------------|--------------|--------------|--------------|--------------|-----------------------------|-----------------------|--|--|--|
| RX111 | R5F51118AGFM | R5F51118AGFM#3A | PLQP0064KB-A | 512 Kbytes | 64 Kbytes | 8 Kbytes | 32 MHz | -40 to +105°C | | | |
| | R5F51118AGFK | R5F51118AGFK#3A | PLQP0064GA-A | | | | | | | | |
| | R5F51118AGFL | R5F51118AGFL#3A | PLQP0048KB-A | | | | | | | | |
| | R5F51118AGNE | R5F51118AGNE#UA | PWQN0048KB-A | | | | | | | | |
| | R5F51117AGFM | R5F51117AGFM#3A | PLQP0064KB-A | 384 Kbytes | 32 Kbytes | | | | | | |
| | R5F51117AGFK | R5F51117AGFK#3A | PLQP0064GA-A | | | | | | | | |
| | R5F51117AGFL | R5F51117AGFL#3A | PLQP0048KB-A | | | | | | | | |
| | R5F51117AGNE | R5F51117AGNE#UA | PWQN0048KB-A | | | | | | | | |
| | R5F51116AGFM | R5F51116AGFM#3A | PLQP0064KB-A | 256 Kbytes | 16 Kbytes | 8 Kbytes | 32 MHz | -40 to +105°C | | | |
| | R5F51116AGFK | R5F51116AGFK#3A | PLQP0064GA-A | | | | | | | | |
| | R5F51116AGFL | R5F51116AGFL#3A | PLQP0048KB-A | | | | | | | | |
| | R5F51116AGNE | R5F51116AGNE#UA | PWQN0048KB-A | | | | | | | | |
| | R5F51115AGFM | R5F51115AGFM#3A | PLQP0064KB-A | 128 Kbytes | 16 Kbytes | | | | | | |
| | R5F51115AGFK | R5F51115AGFK#3A | PLQP0064GA-A | | | | | | | | |
| | R5F51115AGFL | R5F51115AGFL#3A | PLQP0048KB-A | | | | | | | | |
| | R5F51115AGNE | R5F51115AGNE#UA | PWQN0048KB-A | | | | | | | | |
| | R5F51114AGFM | R5F51114AGFM#3A | PLQP0064KB-A | 96 Kbytes | 10 Kbytes | 8 Kbytes | 32 MHz | -40 to +105°C | | | |
| | R5F51114AGFK | R5F51114AGFK#3A | PLQP0064GA-A | | | | | | | | |
| | R5F51114AGFL | R5F51114AGFL#3A | PLQP0048KB-A | | | | | | | | |
| | R5F51114AGNE | R5F51114AGNE#UA | PWQN0048KB-A | | | | | | | | |
| | R5F51113AGFM | R5F51113AGFM#3A | PLQP0064KB-A | 64 Kbytes | 8 Kbytes | 8 Kbytes | 32 MHz | -40 to +105°C | | | |
| | R5F51113AGFK | R5F51113AGFK#3A | PLQP0064GA-A | | | | | | | | |
| | R5F51113AGFL | R5F51113AGFL#3A | PLQP0048KB-A | | | | | | | | |
| | R5F51113AGNE | R5F51113AGNE#UA | PWQN0048KB-A | | | | | | | | |
| | R5F51113AGNF | R5F51113AGNF#UA | PWQN0040KC-A | 32 Kbytes | 8 Kbytes | | | | | | |
| | R5F51111AGFM | R5F51111AGFM#3A | PLQP0064KB-A | | | | | | | | |
| | R5F51111AGFK | R5F51111AGFK#3A | PLQP0064GA-A | | | | | | | | |
| | R5F51111AGFL | R5F51111AGFL#3A | PLQP0048KB-A | | | | | | | | |
| | R5F51111AGNE | R5F51111AGNE#UA | PWQN0048KB-A | 16 Kbytes | 8 Kbytes | | | | | | |
| | R5F51111AGNF | R5F51111AGNF#UA | PWQN0040KC-A | | | | | | | | |
| | R5F5111JAGFM | R5F5111JAGFM#3A | PLQP0064KB-A | | | | | | | | |
| | R5F5111JAGFK | R5F5111JAGFK#3A | PLQP0064GA-A | | | | | | | | |
| | R5F5111JAGFL | R5F5111JAGFL#3A | PLQP0048KB-A | | | | | | | | |
| | R5F5111JAGNE | R5F5111JAGNE#UA | PWQN0048KB-A | | | | | | | | |
| | R5F5111JAGNF | R5F5111JAGNF#UA | PWQN0040KC-A | | | | | | | | |



Note: • This figure indicates the power supply pins and I/O port pins.
For the pin configuration, see the table "List of Pins and Pin Functions (40-Pin HWQFN)".
Note: • It is recommended that the exposed die pad of HWQFN should be connected to VSS.

Figure 1.6 Pin Assignments of the 40-Pin HWQFN

2.1 General-Purpose Registers (R0 to R15)

This CPU has 16 general-purpose registers (R0 to R15). R0 to R15 can be used as data registers or address registers. R0, a general-purpose register, also functions as the stack pointer (SP). The stack pointer is switched to operate as the interrupt stack pointer (ISP) or user stack pointer (USP) by the value of the stack pointer select bit (U) in the processor status word (PSW).

2.2 Control Registers

(1) Interrupt Stack Pointer (ISP)/User Stack Pointer (USP)

The stack pointer (SP) can be either of two types, the interrupt stack pointer (ISP) or the user stack pointer (USP). Whether the stack pointer operates as the ISP or USP depends on the value of the stack pointer select bit (U) in the processor status word (PSW).

Set the ISP or USP to a multiple of 4, as this reduces the numbers of cycles required to execute interrupt sequences and instructions entailing stack manipulation.

(2) Interrupt Table Register (INTB)

The interrupt table register (INTB) specifies the address where the relocatable vector table starts.

(3) Program Counter (PC)

The program counter (PC) indicates the address of the instruction being executed.

(4) Processor Status Word (PSW)

The processor status word (PSW) indicates the results of instruction execution or the state of the CPU.

(5) Backup PC (BPC)

The backup PC (BPC) is provided to speed up response to interrupts.

After a fast interrupt has been generated, the contents of the program counter (PC) are saved in the BPC register.

(6) Backup PSW (BPSW)

The backup PSW (BPSW) is provided to speed up response to interrupts.

After a fast interrupt has been generated, the contents of the processor status word (PSW) are saved in the BPSW. The allocation of bits in the BPSW corresponds to that in the PSW.

(7) Fast Interrupt Vector Register (FINTV)

The fast interrupt vector register (FINTV) is provided to speed up response to interrupts.

The FINTV register specifies a branch destination address when a fast interrupt has been generated.

2.3 Register Associated with DSP Instructions

(1) Accumulator (ACC)

The accumulator (ACC) is a 64-bit register used for DSP instructions. The accumulator is also used for the multiply and multiply-and-accumulate instructions; EMUL, EMULU, MUL, and RMPA, in which case the prior value in the accumulator is modified by execution of the instruction.

Use the MVTACHI and MVTACLO instructions for writing to the accumulator. The MVTACHI and MVTACLO instructions write data to the higher-order 32 bits (bits 63 to 32) and the lower-order 32 bits (bits 31 to 0), respectively.


Use the MVFACHI and MVFACMI instructions for reading data from the accumulator. The MVFACHI and MVFACMI instructions read data from the higher-order 32 bits (bits 63 to 32) and the middle 32 bits (bits 47 to 16), respectively.

3. Address Space

3.1 Address Space

This MCU has a 4-Gbyte address space, consisting of the range of addresses from 0000 0000h to FFFF FFFFh. That is, linear access to an address space of up to 4 Gbytes is possible, and this contains both program and data areas.

Figure 3.1 shows the memory map.



Note 1. The address space in boot mode is the same as the address space in single-chip mode.

Note 2. The capacity of ROM/RAM differs depending on the products.

| ROM (bytes) | | RAM (bytes) | |
|-------------|--------------------------|-------------|--------------------------|
| Capacity | Address | Capacity | Address |
| 512 K | FFF8 0000h to FFFF FFFFh | 64 K | 0000 0000h to 0000 FFFFh |
| 384 K | FFFA 0000h to FFFF FFFFh | | |
| 256 K | FFFC 0000h to FFFF FFFFh | 32 K | 0000 0000h to 0000 7FFFh |
| 128 K | FFFE 0000h to FFFF FFFFh | | |
| 96 K | FFFE 8000h to FFFF FFFFh | 16 K | 0000 0000h to 0000 3FFFh |
| 64 K | FFFF 0000h to FFFF FFFFh | | |
| 32 K | FFFF 8000h to FFFF FFFFh | 10 K | 0000 0000h to 0000 27FFh |
| 16 K | FFFF C000h to FFFF FFFFh | 8 K | 0000 0000h to 0000 1FFFh |

Note: See Table 1.3, List of Products, for the product type name.

Note 3. Reserved areas should not be accessed.

Figure 3.1 Memory Map

Table 4.1 List of I/O Registers (Address Order) (7/16)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access States |
|------------|---------------|---|-----------------|----------------|-------------|-------------------------|
| 0008 838Dh | RSPI0 | RSPI Slave Select Negation Delay Register | SSLND | 8 | 8 | 2 or 3 PCLKB |
| 0008 838Eh | RSPI0 | RSPI Next-Access Delay Register | SPND | 8 | 8 | 2 or 3 PCLKB |
| 0008 838Fh | RSPI0 | RSPI Control Register 2 | SPCR2 | 8 | 8 | 2 or 3 PCLKB |
| 0008 8390h | RSPI0 | RSPI Command Register 0 | SPCMD0 | 16 | 16 | 2 or 3 PCLKB |
| 0008 8392h | RSPI0 | RSPI Command Register 1 | SPCMD1 | 16 | 16 | 2 or 3 PCLKB |
| 0008 8394h | RSPI0 | RSPI Command Register 2 | SPCMD2 | 16 | 16 | 2 or 3 PCLKB |
| 0008 8396h | RSPI0 | RSPI Command Register 3 | SPCMD3 | 16 | 16 | 2 or 3 PCLKB |
| 0008 8398h | RSPI0 | RSPI Command Register 4 | SPCMD4 | 16 | 16 | 2 or 3 PCLKB |
| 0008 839Ah | RSPI0 | RSPI Command Register 5 | SPCMD5 | 16 | 16 | 2 or 3 PCLKB |
| 0008 839Ch | RSPI0 | RSPI Command Register 6 | SPCMD6 | 16 | 16 | 2 or 3 PCLKB |
| 0008 839Eh | RSPI0 | RSPI Command Register 7 | SPCMD7 | 16 | 16 | 2 or 3 PCLKB |
| 0008 8600h | MTU3 | Timer Control Register | TCR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8601h | MTU4 | Timer Control Register | TCR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8602h | MTU3 | Timer Mode Register | TMDR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8603h | MTU4 | Timer Mode Register | TMDR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8604h | MTU3 | Timer I/O Control Register H | TIORH | 8 | 8 | 2 or 3 PCLKB |
| 0008 8605h | MTU3 | Timer I/O Control Register L | TIORL | 8 | 8 | 2 or 3 PCLKB |
| 0008 8606h | MTU4 | Timer I/O Control Register H | TIORH | 8 | 8 | 2 or 3 PCLKB |
| 0008 8607h | MTU4 | Timer I/O Control Register L | TIORL | 8 | 8 | 2 or 3 PCLKB |
| 0008 8608h | MTU3 | Timer Interrupt Enable Register | TIER | 8 | 8 | 2 or 3 PCLKB |
| 0008 8609h | MTU4 | Timer Interrupt Enable Register | TIER | 8 | 8 | 2 or 3 PCLKB |
| 0008 860Ah | MTU | Timer Output Master Enable Register | TOER | 8 | 8 | 2 or 3 PCLKB |
| 0008 860Dh | MTU | Timer Gate Control Register | TGCR | 8 | 8 | 2 or 3 PCLKB |
| 0008 860Eh | MTU | Timer Output Control Register 1 | TOCR1 | 8 | 8 | 2 or 3 PCLKB |
| 0008 860Fh | MTU | Timer Output Control Register 2 | TOCR2 | 8 | 8 | 2 or 3 PCLKB |
| 0008 8610h | MTU3 | Timer Counter | TCNT | 16 | 16 | 2 or 3 PCLKB |
| 0008 8612h | MTU4 | Timer Counter | TCNT | 16 | 16 | 2 or 3 PCLKB |
| 0008 8614h | MTU | Timer Cycle Data Register | TCDR | 16 | 16 | 2 or 3 PCLKB |
| 0008 8616h | MTU | Timer Dead Time Data Register | TDDR | 16 | 16 | 2 or 3 PCLKB |
| 0008 8618h | MTU3 | Timer General Register A | TGRA | 16 | 16 | 2 or 3 PCLKB |
| 0008 861Ah | MTU3 | Timer General Register B | TGRB | 16 | 16 | 2 or 3 PCLKB |
| 0008 861Ch | MTU4 | Timer General Register A | TGRA | 16 | 16 | 2 or 3 PCLKB |
| 0008 861Eh | MTU4 | Timer General Register B | TGRB | 16 | 16 | 2 or 3 PCLKB |
| 0008 8620h | MTU | Timer Subcounter | TCNTS | 16 | 16 | 2 or 3 PCLKB |
| 0008 8622h | MTU | Timer Cycle Buffer Register | TCBR | 16 | 16 | 2 or 3 PCLKB |
| 0008 8624h | MTU3 | Timer General Register C | TGRC | 16 | 16 | 2 or 3 PCLKB |
| 0008 8626h | MTU3 | Timer General Register D | TGRD | 16 | 16 | 2 or 3 PCLKB |
| 0008 8628h | MTU4 | Timer General Register C | TGRC | 16 | 16 | 2 or 3 PCLKB |
| 0008 862Ah | MTU4 | Timer General Register D | TGRD | 16 | 16 | 2 or 3 PCLKB |
| 0008 862Ch | MTU3 | Timer Status Register | TSR | 8 | 8 | 2 or 3 PCLKB |
| 0008 862Dh | MTU4 | Timer Status Register | TSR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8630h | MTU | Timer Interrupt Skipping Set Register | TITCR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8631h | MTU | Timer Interrupt Skipping Counter | TITCNT | 8 | 8 | 2 or 3 PCLKB |
| 0008 8632h | MTU | Timer Buffer Transfer Set Register | TBTER | 8 | 8 | 2 or 3 PCLKB |
| 0008 8634h | MTU | Timer Dead Time Enable Register | TDER | 8 | 8 | 2 or 3 PCLKB |
| 0008 8636h | MTU | Timer Output Level Buffer Register | TOLBR | 8 | 8 | 2 or 3 PCLKB |
| 0008 8638h | MTU3 | Timer Buffer Operation Transfer Mode Register | TBTM | 8 | 8 | 2 or 3 PCLKB |
| 0008 8639h | MTU4 | Timer Buffer Operation Transfer Mode Register | TBTM | 8 | 8 | 2 or 3 PCLKB |
| 0008 8640h | MTU4 | Timer A/D Converter Start Request Control Register | TADCR | 16 | 16 | 2 or 3 PCLKB |
| 0008 8644h | MTU4 | Timer A/D Converter Start Request Cycle Set Register A | TADCORA | 16 | 16 | 2 or 3 PCLKB |
| 0008 8646h | MTU4 | Timer A/D Converter Start Request Cycle Set Register B | TADCORB | 16 | 16 | 2 or 3 PCLKB |
| 0008 8648h | MTU4 | Timer A/D Converter Start Request Cycle Set Buffer Register A | TADCORA | 16 | 16 | 2 or 3 PCLKB |

Table 4.1 List of I/O Registers (Address Order) (13/16)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access States |
|------------|---------------|-----------------------------------|-----------------|----------------|-------------|-------------------------|
| 0008 C083h | PORT1 | Open Drain Control Register 1 | ODR1 | 8 | 8, 16 | 2 or 3 PCLKB |
| 0008 C085h | PORT2 | Open Drain Control Register 1 | ODR1 | 8 | 8, 16 | 2 or 3 PCLKB |
| 0008 C086h | PORT3 | Open Drain Control Register 0 | ODR0 | 8 | 8, 16 | 2 or 3 PCLKB |
| 0008 C094h | PORTA | Open Drain Control Register 0 | ODR0 | 8 | 8, 16 | 2 or 3 PCLKB |
| 0008 C095h | PORTA | Open Drain Control Register 1 | ODR1 | 8 | 8, 16 | 2 or 3 PCLKB |
| 0008 C096h | PORTB | Open Drain Control Register 0 | ODR0 | 8 | 8, 16 | 2 or 3 PCLKB |
| 0008 C097h | PORTB | Open Drain Control Register 1 | ODR1 | 8 | 8, 16 | 2 or 3 PCLKB |
| 0008 C098h | PORTC | Open Drain Control Register 0 | ODR0 | 8 | 8, 16 | 2 or 3 PCLKB |
| 0008 C099h | PORTC | Open Drain Control Register 1 | ODR1 | 8 | 8, 16 | 2 or 3 PCLKB |
| 0008 C09Ch | PORTE | Open Drain Control Register 0 | ODR0 | 8 | 8, 16 | 2 or 3 PCLKB |
| 0008 C09Dh | PORTE | Open Drain Control Register 1 | ODR1 | 8 | 8, 16 | 2 or 3 PCLKB |
| 0008 C0C0h | PORT0 | Pull-Up Control Register | PCR | 8 | 8 | 2 or 3 PCLKB |
| 0008 C0C1h | PORT1 | Pull-Up Control Register | PCR | 8 | 8 | 2 or 3 PCLKB |
| 0008 C0C2h | PORT2 | Pull-Up Control Register | PCR | 8 | 8 | 2 or 3 PCLKB |
| 0008 C0C3h | PORT3 | Pull-Up Control Register | PCR | 8 | 8 | 2 or 3 PCLKB |
| 0008 C0C5h | PORT5 | Pull-Up Control Register | PCR | 8 | 8 | 2 or 3 PCLKB |
| 0008 C0CAh | PORTA | Pull-Up Control Register | PCR | 8 | 8 | 2 or 3 PCLKB |
| 0008 C0CBh | PORTB | Pull-Up Control Register | PCR | 8 | 8 | 2 or 3 PCLKB |
| 0008 C0CCh | PORTC | Pull-Up Control Register | PCR | 8 | 8 | 2 or 3 PCLKB |
| 0008 C0CEh | PORTE | Pull-Up Control Register | PCR | 8 | 8 | 2 or 3 PCLKB |
| 0008 C11Fh | MPC | Write-Protect Register | PWPR | 8 | 8 | 2 or 3 PCLKB |
| 0008 C120h | PORT | Port Switching Register B | PSRB | 8 | 8 | 2 or 3 PCLKB |
| 0008 C121h | PORT | Port Switching Register A | PSRA | 8 | 8 | 2 or 3 PCLKB |
| 0008 C143h | MPC | P03 Pin Function Control Register | P03PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C145h | MPC | P05 Pin Function Control Register | P05PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C14Ch | MPC | P14 Pin Function Control Register | P14PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C14Dh | MPC | P15 Pin Function Control Register | P15PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C14Eh | MPC | P16 Pin Function Control Register | P16PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C14Fh | MPC | P17 Pin Function Control Register | P17PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C156h | MPC | P26 Pin Function Control Register | P26PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C157h | MPC | P27 Pin Function Control Register | P27PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C158h | MPC | P30 Pin Function Control Register | P30PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C159h | MPC | P31 Pin Function Control Register | P31PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C15Ah | MPC | P32 Pin Function Control Register | P32PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C160h | MPC | P40 Pin Function Control Register | P40PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C161h | MPC | P41 Pin Function Control Register | P41PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C162h | MPC | P42 Pin Function Control Register | P42PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C163h | MPC | P43 Pin Function Control Register | P43PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C164h | MPC | P44 Pin Function Control Register | P44PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C166h | MPC | P46 Pin Function Control Register | P46PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C16Ch | MPC | P54 Pin Function Control Register | P54PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C16Dh | MPC | P55 Pin Function Control Register | P55PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C190h | MPC | PA0 Pin Function Control Register | PA0PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C191h | MPC | PA1 Pin Function Control Register | PA1PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C193h | MPC | PA3 Pin Function Control Register | PA3PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C194h | MPC | PA4 Pin Function Control Register | PA4PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C196h | MPC | PA6 Pin Function Control Register | PA6PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C198h | MPC | PB0 Pin Function Control Register | PB0PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C199h | MPC | PB1 Pin Function Control Register | PB1PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C19Bh | MPC | PB3 Pin Function Control Register | PB3PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C19Dh | MPC | PB5 Pin Function Control Register | PB5PFS | 8 | 8 | 2 or 3 PCLKB |
| 0008 C19Eh | MPC | PB6 Pin Function Control Register | PB6PFS | 8 | 8 | 2 or 3 PCLKB |

Table 4.1 List of I/O Registers (Address Order) (16/16)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access States |
|------------|---------------|--|-----------------|----------------|-------------|-------------------------|
| 000A 0098h | USB0 | PIPE3 Transaction Counter Enable Register | PIPE3TRE | 16 | 16 | 9 PCLKB or more |
| 000A 009Ah | USB0 | PIPE3 Transaction Counter Register | PIPE3TRN | 16 | 16 | 9 PCLKB or more |
| 000A 009Ch | USB0 | PIPE4 Transaction Counter Enable Register | PIPE4TRE | 16 | 16 | 9 PCLKB or more |
| 000A 009Eh | USB0 | PIPE4 Transaction Counter Register | PIPE4TRN | 16 | 16 | 9 PCLKB or more |
| 000A 00A0h | USB0 | PIPE5 Transaction Counter Enable Register | PIPE5TRE | 16 | 16 | 9 PCLKB or more |
| 000A 00A2h | USB0 | PIPE5 Transaction Counter Register | PIPE5TRN | 16 | 16 | 9 PCLKB or more |
| 000A 00B0h | USB0 | BC Control Register 0 | USBBCCTRL0 | 16 | 16 | 9 PCLKB or more |
| 000A 00CCh | USB0 | USB Module Control Register | USBMC | 16 | 16 | 9 PCLKB or more |
| 000A 00D0h | USB0 | Device Address 0 Configuration Register | DEVADD0 | 16 | 16 | 9 PCLKB or more |
| 000A 00D2h | USB0 | Device Address 1 Configuration Register | DEVADD1 | 16 | 16 | 9 PCLKB or more |
| 000A 00D4h | USB0 | Device Address 2 Configuration Register | DEVADD2 | 16 | 16 | 9 PCLKB or more |
| 000A 00D6h | USB0 | Device Address 3 Configuration Register | DEVADD3 | 16 | 16 | 9 PCLKB or more |
| 000A 00D8h | USB0 | Device Address 4 Configuration Register | DEVADD4 | 16 | 16 | 9 PCLKB or more |
| 000A 00DAh | USB0 | Device Address 5 Configuration Register | DEVADD5 | 16 | 16 | 9 PCLKB or more |
| 007F C090h | FLASH | E2 DataFlash Control Register | DFLCTL | 8 | 8 | 2 or 3 FCLK |
| 007F C0ACh | TEMPS | Temperature Sensor Calibration Data Register | TSCDR | 8 | 8 | 1 or 2 PCLKB |
| 007F C0ADh | TEMPS | Temperature Sensor Calibration Data Register | TSCDRH | 8 | 8 | 1 or 2 PCLKB |
| 007F C0B0h | FLASH | Flash Start-Up Setting Monitor Register | FSCMR | 16 | 16 | 2 or 3 FCLK |
| 007F C0B2h | FLASH | Flash Access Window Start Address Monitor | FAWSMR | 16 | 16 | 2 or 3 FCLK |
| 007F C0B4h | FLASH | Flash Access Window End Address Monitor Register | FAWEMR | 16 | 16 | 2 or 3 FCLK |
| 007F C0B6h | FLASH | Flash Initial Setting Register | FISR | 8 | 8 | 2 or 3 FCLK |
| 007F C0B7h | FLASH | Flash Extra Area Control Register | FEXCR | 8 | 8 | 2 or 3 FCLK |
| 007F C0B8h | FLASH | Flash Error Address Monitor Register L | FEAML | 16 | 16 | 2 or 3 FCLK |
| 007F C0BAh | FLASH | Flash Error Address Monitor Register H | FEAMH | 8 | 8 | 2 or 3 FCLK |
| 007F C0C0h | FLASH | Protection Unlock Register | FPR | 8 | 8 | 2 or 3 FCLK |
| 007F C0C1h | FLASH | Protection Unlock Status Register | FPSR | 8 | 8 | 2 or 3 FCLK |
| 007F C0C2h | FLASH | Flash Read Buffer Register L | FRBL | 16 | 16 | 2 or 3 FCLK |
| 007F C0C4h | FLASH | Flash Read Buffer Register H | FRBH | 16 | 16 | 2 or 3 FCLK |
| 007F FF80h | FLASH | Flash P/E Mode Control Register | FPMCR | 8 | 8 | 2 or 3 FCLK |
| 007F FF81h | FLASH | Flash Area Select Register | FASR | 8 | 8 | 2 or 3 FCLK |
| 007F FF82h | FLASH | Flash Processing Start Address Register L | FSARL | 16 | 16 | 2 or 3 FCLK |
| 007F FF84h | FLASH | Flash Processing Start Address Register H | FSARH | 8 | 8 | 2 or 3 FCLK |
| 007F FF85h | FLASH | Flash Control Register | FCR | 8 | 8 | 2 or 3 FCLK |
| 007F FF86h | FLASH | Flash Processing End Address Register L | FEARL | 16 | 16 | 2 or 3 FCLK |
| 007F FF88h | FLASH | Flash Processing End Address Register H | FEARH | 8 | 8 | 2 or 3 FCLK |
| 007F FF89h | FLASH | Flash Reset Register | FRESETR | 8 | 8 | 2 or 3 FCLK |
| 007F FF8Ah | FLASH | Flash Status Register 0 | FSTATR0 | 8 | 8 | 2 or 3 FCLK |
| 007F FF8Bh | FLASH | Flash Status Register 1 | FSTATR1 | 8 | 8 | 2 or 3 FCLK |
| 007F FF8Ch | FLASH | Flash Write Buffer Register L | FWBL | 16 | 16 | 2 or 3 FCLK |
| 007F FF8Eh | FLASH | Flash Write Buffer Register H | FWBH | 16 | 16 | 2 or 3 FCLK |
| 007F FFB2h | FLASH | Flash P/E Mode Entry Register | FENTRYR | 16 | 16 | 2 or 3 FCLK |

Note 1. Odd addresses cannot be accessed in 16-bit units. When accessing a register in 16-bit units, access the address of the TMOCNTL register. Table 27.6 lists register allocation for 16-bit access in the User's Manual: Hardware.

Table 5.4 DC Characteristics (2)Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} < 2.7 \text{ V}$, $1.8 \text{ V} \leq \text{AVSS0} < 2.7 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
|---|--------------|---------------------------|------|---------------------------|------|-----------------|
| Schmitt trigger input voltage | V_{IH} | $\text{VCC} \times 0.8$ | — | 5.8 | V | |
| | | $\text{VCC} \times 0.8$ | — | $\text{VCC} + 0.3$ | | |
| | All pins | —0.3 | — | $\text{VCC} \times 0.2$ | | |
| | ΔV_T | $\text{VCC} \times 0.01$ | — | — | | |
| Input voltage (except for Schmitt trigger input pins) | V_{IH} | $\text{VCC} \times 0.9$ | — | $\text{VCC} + 0.3$ | V | |
| | | $\text{VCC} \times 0.8$ | — | $\text{VCC} + 0.3$ | | |
| | | $\text{AVCC0} \times 0.7$ | — | $\text{AVCC0} + 0.3$ | | |
| | V_{IL} | —0.3 | — | $\text{VCC} \times 0.1$ | | |
| | | —0.3 | — | $\text{VCC} \times 0.2$ | | |
| | | —0.3 | — | $\text{AVCC0} \times 0.3$ | | |

Table 5.5 DC Characteristics (3)Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} \leq 3.6 \text{ V}$, $1.8 \text{ V} \leq \text{AVSS0} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
|---|-------------|------|------|------|---------------|---|
| Input leakage current | $ I_{in} $ | — | — | 1.0 | μA | $V_{in} = 0 \text{ V}, \text{VCC}$ |
| Three-state leakage current (off-state) | $ I_{TSI} $ | — | — | 1.0 | μA | $V_{in} = 0 \text{ V}, 5.8 \text{ V}$ |
| | | — | — | 1.0 | | $V_{in} = 0 \text{ V}, \text{VCC}$ |
| Input capacitance | C_{in} | — | — | 15 | pF | $V_{in} = 0 \text{ mV},$ $\text{Frequency: } 1 \text{ MHz},$ $T_a = 25^\circ\text{C}$ |
| | | — | — | 30 | | |

Table 5.6 DC Characteristics (4)Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} \leq 3.6 \text{ V}$, $1.8 \text{ V} \leq \text{AVSS0} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
|------------------------|--------|------|------|------|------------------|------------------------|
| Input pull-up resistor | R_U | 10 | 20 | 100 | $\text{k}\Omega$ | $V_{in} = 0 \text{ V}$ |

Table 5.8 DC Characteristics (6) (2/2)Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} \leq 3.6 \text{ V}$, $1.8 \text{ V} \leq \text{AVSS0} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

| Item | | | | Symbol | Typ *4 | Max | Unit | Test Conditions |
|------------------|--------------------------|------------------------------------|---|-------------------|-----------------|------|------|--------------------|
| Supply current*1 | Low-speed operating mode | Normal operating mode | No peripheral operation*8 | ICLK = 32.768 kHz | I _{CC} | 4.3 | — | μA |
| | | | All peripheral operation: Normal*9, *10 | ICLK = 32.768 kHz | | 14.7 | — | |
| | | | All peripheral operation: Max.*9, *10 | ICLK = 32.768 kHz | | — | 60 | |
| | Sleep mode | No peripheral operation*8 | ICLK = 32.768 kHz | 2.2 | | — | | |
| | | All peripheral operation: Normal*9 | ICLK = 32.768 kHz | 8.3 | | — | | |
| | Deep sleep mode | No peripheral operation*8 | ICLK = 32.768 kHz | 1.7 | | — | | |
| | | All peripheral operation: Normal*9 | ICLK = 32.768 kHz | 6.7 | | — | | |

Note 1. Supply current values do not include output charge/discharge current from all pins. The values apply when internal pull-up MOSFs are in the off state.

Note 2. Clock supply to the peripheral functions is stopped. This does not include BGO operation. The clock source is PLL. FCLK and PCLK are set to divided by 64.

Note 3. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is PLL. FCLK and PCLK are set to the same frequency as ICLK.

Note 4. Values when VCC = 3.3 V.

Note 5. This is the increase for programming or erasure of the ROM or E2 DataFlash during program execution.

Note 6. Clock supply to the peripheral functions is stopped. The clock source is PLL when ICLK = 12 MHz, and HOCO otherwise. FCLK and PCLK are set to divided by 64.

Note 7. Clocks are supplied to the peripheral functions. The clock source is PLL when ICLK = 12 MHz, and HOCO otherwise. FCLK and PCLK are set to the same frequency as ICLK.

Note 8. Clock supply to the peripheral functions is stopped. The clock source is the sub-clock oscillator. FCLK and PCLK are set to divided by 64.

Note 9. Clocks are supplied to the peripheral functions. The clock source is the sub-clock oscillator. FCLK and PCLK are set to the same frequency as ICLK.

Note 10. Values when the MSTPCRA.MSTPA17 bit (12-bit A/D converter module stop bit) is set to "transition to the module stop state is made".

[128-Kbyte or less flash memory]

Table 5.9 DC Characteristics (7)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} \leq 3.6 \text{ V}$, $1.8 \text{ V} \leq \text{AVSS0} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

| Item | | Symbol | Typ.* ³ | Max. | Unit | Test Conditions |
|------------------------------|---|----------|--------------------|-------|---------------|------------------------|
| Supply current* ¹ | Software standby mode* ² | I_{CC} | 0.35 | 0.53 | μA | RCR3.RTCDV[2:0] = 010b |
| | | | 0.58 | 1.45 | | |
| | | | 1.60 | 7.30 | | |
| | | | 3.30 | 16.50 | | |
| | Increment for RTC operation* ⁴ | | 0.31 | — | | RCR3.RTCDV[2:0] = 100b |
| | | | 1.09 | — | | |
| | Increment for IWDT operation | | 0.37 | — | | |

Note 1. Supply current values do not include output charge/discharge current from all pins. The values apply when internal pull-up MOSFs are in the off state.

Note 2. The IWDT and LVD are stopped.

Note 3. $\text{VCC} = 3.3 \text{ V}$.

Note 4. Includes the oscillation circuit.




Figure 5.7 Voltage Dependency in Software Standby Mode (Reference Data)




Figure 5.8 Temperature Dependency in Software Standby Mode (Reference Data)

Table 5.14 DC Characteristics (12)Conditions: $0 \text{ V} \leq \text{VCC} = \text{VCC_USB} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
|------------------------------|--------|------|------|------|------|-----------------|
| Power-on VCC rising gradient | SrVCC | 0.02 | — | 20 | ms/V | |
| | | 0.02 | — | 2 | | |
| | | 0.02 | — | — | | |

Note: When powering on AVCC0 and VCC, power them on at the same time or VCC first.

Note 1. When OFS1.(STUPLVD1REN, FASTSTUP) = 11b.


Note 2. When OFS1.(STUPLVD1REN, FASTSTUP) = 10b.

Note 3. When OFS1.STUPLVD1REN = 0.

Note 4. Turn on the power supply voltage according to the normal startup rising gradient because the register settings set by OFS1 are not read in boot mode.

Table 5.15 DC Characteristics (13)Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} \leq 3.6 \text{ V}$, $1.8 \text{ V} \leq \text{AVSS0} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$ The ripple voltage must meet the allowable ripple frequency $f_{r(\text{VCC})}$ within the range between the VCC upper limit (3.6 V) and lower limit (1.8 V).When VCC change exceeds $\text{VCC} \pm 10\%$, the allowable voltage change rising/falling gradient $dt/d\text{VCC}$ must be met.

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
|--|-------------------|------|------|------|------|---|
| Allowable ripple frequency | $f_r(\text{VCC})$ | — | — | 10 | kHz | Figure 5.11 $V_r(\text{VCC}) \leq \text{VCC} \times 0.2$ |
| | | — | — | 1 | MHz | |
| | | — | — | 10 | MHz | |
| Allowable voltage change rising/ falling gradient | $dt/d\text{VCC}$ | 1.0 | — | — | ms/V | When VCC change exceeds $\text{VCC} \pm 10\%$ |

**Figure 5.11 Ripple Waveform****Table 5.16 DC Characteristics (14)**Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} \leq 3.6 \text{ V}$, $1.8 \text{ V} \leq \text{AVSS0} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
|--|------------------|------|------|------|---------------|-----------------|
| Permissible error of VCL pin external capacitance | C_{VCL} | 1.4 | 4.7 | 7.0 | μF | |

Note: • The recommended capacitance is 4.7 μF . Variations in connected capacitors should be within the above range.

Table 5.19 Output Voltage (1)Conditions: $2.7 \text{ V} \leq \text{VCC} = \text{VCC_USB} \leq 3.6 \text{ V}$, $2.7 \text{ V} \leq \text{AVSS0} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

| Item | | Symbol | Min. | Max. | Unit | Test Conditions | |
|--------------------------|---|----------|-------------|------|------|----------------------------|--|
| Low-level output voltage | All output ports (except for I2C, ports P40 to P44, P46, ports PJ6, PJ7) | V_{OL} | — | 0.6 | V | $I_{OL} = 3.0 \text{ mA}$ | |
| | | | — | 0.4 | | $I_{OL} = 1.5 \text{ mA}$ | |
| | Ports P40 to P44, P46, ports PJ6, PJ7 | | — | 0.4 | | $I_{OL} = 0.4 \text{ mA}$ | |
| | I2C pins | | — | 0.4 | V | $I_{OL} = 3.0 \text{ mA}$ | |
| | | | — | 0.6 | | $I_{OL} = 6.0 \text{ mA}$ | |
| | High-level output voltage | | VCC – 0.5 | — | V | $I_{OH} = -2.0 \text{ mA}$ | |
| | Ports P40 to P44, P46, ports PJ6, PJ7 | | AVCC0 – 0.5 | — | | $I_{OH} = -0.1 \text{ mA}$ | |

Table 5.20 Output Voltage (2)Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} \leq 2.7 \text{ V}$, $1.8 \text{ V} \leq \text{AVSS0} \leq 2.7 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

| Item | | Symbol | Min. | Max. | Unit | Test Conditions |
|---------------------------|--|----------|-------------|------|------|----------------------------|
| Low-level output voltage | All output ports (except for ports P40 to P44, P46, ports PJ6, PJ7) | V_{OL} | — | 0.6 | V | $I_{OL} = 1.5 \text{ mA}$ |
| | Ports P40 to P44, P46, ports PJ6, PJ7 | | — | 0.4 | | $I_{OL} = 0.4 \text{ mA}$ |
| High-level output voltage | All output ports (except for ports P40 to P44, P46, ports PJ6, PJ7) | V_{OH} | VCC – 0.5 | — | V | $I_{OH} = -1.0 \text{ mA}$ |
| | Ports P40 to P44, P46, ports PJ6, PJ7 | | AVCC0 – 0.5 | — | | $I_{OH} = -0.1 \text{ mA}$ |

5.2.2 Standard I/O Pin Output Characteristics (2)

Figure 5.16 to Figure 5.18 show the characteristics of the RIIC output pin.




Figure 5.16 V_{OL} and I_{OL} Voltage Characteristics of RIIC Output Pin at $T_a = 25^\circ\text{C}$ (Reference Data)




Figure 5.17 V_{OL} and I_{OL} Temperature Characteristics of RIIC Output Pin at $V_{CC} = 2.7\text{ V}$ (Reference Data)

5.5 A/D Conversion Characteristics

Table 5.38 A/D Conversion Characteristics (1)

Conditions: $2.7 \text{ V} \leq \text{VCC} = \text{VCC_USB} \leq 3.6 \text{ V}$, $2.7 \text{ V} \leq \text{AVCC}_0 \leq 3.6 \text{ V}$, $2.7 \text{ V} \leq \text{VREFH}_0 \leq \text{AVCC}_0$,
 $\text{VSS} = \text{AVSS}_0 = \text{VREFL}_0 = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

| Item | Min. | Typ. | Max. | Unit | Test Conditions |
|---|--------------------------------|-------|--------|------|--|
| Frequency | 4 | — | 32 | MHz | |
| Resolution | — | — | 12 | Bit | |
| Conversion time ^{*1} (Operation at PCLKD = 32 MHz) | 1.031 (0.313) ^{*2} | — | — | μs | High-precision channel ADCSR.ADHSC bit = 1 ADSSTRn.SST[7:0] bits = 09h |
| | 1.375 (0.641) ^{*2} | — | — | | Normal-precision channel ADCSR.ADHSC bit = 1 ADSSTRn.SST[7:0] bits = 14h |
| Analog input effective range | 0 | — | VREFH0 | V | |
| Offset error | — | ±0.5 | ±4.5 | LSB | High-precision channel PJ6PFS.ASEL bit = 1 PJ7PFS.ASEL bit = 1 |
| | | | ±6.0 | LSB | Other than above |
| Full-scale error | — | ±0.75 | ±4.5 | LSB | High-precision channel PJ6PFS.ASEL bit = 1 PJ7PFS.ASEL bit = 1 |
| | | | ±6.0 | LSB | Other than above |
| Quantization error | — | ±0.5 | — | LSB | |
| Absolute accuracy | — | ±1.25 | ±5.0 | LSB | High-precision channel PJ6PFS.ASEL bit = 1 PJ7PFS.ASEL bit = 1 |
| | | | ±8.0 | LSB | Other than above |
| DNL differential nonlinearity error | — | ±1.0 | — | LSB | |
| INL integral nonlinearity error | — | ±1.0 | ±3.0 | LSB | |

Note: • The characteristics apply when no pin functions other than A/D converter input are used. Absolute accuracy includes quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. As the test conditions, the number of sampling states is indicated.

Note 2. The value in parentheses indicates the sampling time.

Table 5.39 A/D Conversion Characteristics (2)

Conditions: $2.4 \text{ V} \leq \text{VCC} = \text{VCC_USB} \leq 3.6 \text{ V}$, $2.4 \text{ V} \leq \text{AVCC0} \leq 3.6 \text{ V}$, $2.4 \text{ V} \leq \text{VREFH0} \leq \text{AVCC0}$, $\text{VSS} = \text{AVSS0} = \text{VREFL0} = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

| Item | Min. | Typ. | Max. | Unit | Test Conditions |
|---|--------------------|-------|--------|------|--|
| Frequency | 4 | — | 16 | MHz | |
| Resolution | — | — | 12 | Bit | |
| Conversion time*1 (Operation at PCLKD = 16 MHz) | 2.062 (0.625)*2 | — | — | μs | High-precision channel ADCSR.ADHSC bit = 1 ADSSTRn.SST[7:0] bits = 09h |
| | 2.750 (1.313)*2 | — | — | μs | Normal-precision channel ADCSR.ADHSC bit = 1 ADSSTRn.SST[7:0] bits = 14h |
| Analog input effective range | 0 | — | VREFH0 | V | |
| Offset error | — | ±0.5 | ±6.0 | LSB | |
| Full-scale error | — | ±1.25 | ±6.0 | LSB | |
| Quantization error | — | ±0.5 | — | LSB | |
| Absolute accuracy | — | ±3.0 | ±8.0 | LSB | |
| DNL differential nonlinearity error | — | ±1.0 | — | LSB | |
| INL integral nonlinearity error | — | ±1.5 | ±3.0 | LSB | |

Note: • The characteristics apply when no pin functions other than A/D converter input are used. Absolute accuracy includes quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. As the test conditions, the number of sampling states is indicated.

Note 2. The value in parentheses indicates the sampling time.

Table 5.40 A/D Conversion Characteristics (3)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} \leq 3.6 \text{ V}$, $1.8 \text{ V} \leq \text{AVCC0} \leq 3.6 \text{ V}$, $1.8 \text{ V} \leq \text{VREFH0} \leq \text{AVCC0}$, $\text{VSS} = \text{AVSS0} = \text{VREFL0} = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

| Item | Min. | Typ. | Max. | Unit | Test Conditions |
|--|--------------------|-------|--------|------|--|
| Frequency | 1 | — | 8 | MHz | |
| Resolution | — | — | 12 | Bit | |
| Conversion time*1 (Operation at PCLKD = 8 MHz) | 4.875 (1.250)*2 | — | — | μs | High-precision channel ADCSR.ADHSC bit = 0 ADSSTRn.SST[7:0] bits = 09h |
| | 6.250 (2.625)*2 | — | — | | Normal-precision channel ADCSR.ADHSC bit = 0 ADSSTRn.SST[7:0] bits = 14h |
| Analog input effective range | 0 | — | VREFH0 | V | |
| Offset error | — | ±0.5 | ±24.0 | LSB | |
| Full-scale error | — | ±1.25 | ±24.0 | LSB | |
| Quantization error | — | ±0.5 | — | LSB | |
| Absolute accuracy | — | ±2.75 | ±32.0 | LSB | |
| DNL differential nonlinearity error | — | ±1.0 | — | LSB | |
| INL integral nonlinearity error | — | ±1.25 | ±12.0 | LSB | |

Note: • The characteristics apply when no pin functions other than A/D converter input are used. Absolute accuracy includes quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. As the test conditions, the number of sampling states is indicated.

Note 2. The value in parentheses indicates the sampling time.




Figure 5.57 Illustration of A/D Converter Characteristic Terms

Absolute accuracy

Absolute accuracy is the difference between output code based on the theoretical A/D conversion characteristics, and the actual A/D conversion result. When measuring absolute accuracy, the voltage at the midpoint of the width of analog input voltage (1 LSB width), that can meet the expectation of outputting an equal code based on the theoretical A/D conversion characteristics, is used as an analog input voltage. For example, if 12-bit resolution is used and if reference voltage ($V_{REFH0} = 3.072\text{ V}$), then 1 LSB width becomes 0.75 mV , and $0\text{ mV}, 0.75\text{ mV}, 1.5\text{ mV}, \dots$ are used as analog input voltages.

If analog input voltage is 6 mV , absolute accuracy = ± 5 LSB means that the actual A/D conversion result is in the range of 003h to $00D\text{h}$ though an output code, 008h , can be expected from the theoretical A/D conversion characteristics.

Integral nonlinearity error (INL)

Integral nonlinearity error is the maximum deviation between the ideal line when the measured offset and full-scale errors are zeroed, and the actual output code.

| Rev. | Date | Description | |
|------|--------------|-------------------------------|---|
| | | Page | Summary |
| 1.20 | Sep 29, 2014 | 85 | Figure 5.41 RSPI Clock Timing and Simple SPI Clock Timing, Figure 5.42 RSPI Timing (Master, CPHA = 0) (Bit Rate: PCLKB Set to Division Ratio Other Than Divided by 2) and Simple SPI Timing (Master, CKPH = 1) changed |
| | | 86 | Figure 5.43 RSPI Timing (Master, CPHA = 0) (Bit Rate: PCLKB Set to Divided by 2) added, Figure 5.44 RSPI Timing (Master, CPHA = 1) (Bit Rate: PCLKB Set to Division Ratio Other Than Divided by 2) and Simple SPI Timing (Master, CKPH = 0) changed |
| | | 87 | Figure 5.45 RSPI Timing (Master, CPHA = 1) (Bit Rate: PCLKB Set to Divided by 2) added, Figure 5.46 RSPI Timing (Slave, CPHA = 0) and Simple SPI Timing (Slave, CKPH = 1) changed |
| | | 88 | Figure 5.47 RSPI Timing (Slave, CPHA = 1) and Simple SPI Timing (Slave, CKPH = 0) changed |
| | | 89 | Table 5.37 USB Characteristics (USB0_DP and USB0_DM Pin Characteristics) and Figure 5.49 USB0_DP and USB0_DM Output Timing, changed |
| | | 90 | Figure 5.50 Test Circuit, changed |
| | | 91 | Table 5.38 A/D Conversion Characteristics (1), Figure 5.51 AVCC0 to AVREFH0 Voltage Range, changed |
| | | 92 | Table 5.39 A/D Conversion Characteristics (2), Table 5.40 A/D Conversion Characteristics (3) changed |
| | | 101 | Table 5.49 ROM (Flash Memory for Code Storage) Characteristics (2) and Table 5.50 ROM (Flash Memory for Code Storage) Characteristics (3), changed |
| | | 102 | Table 5.52 E2 DataFlash Characteristics (2), Table 5.53 E2 DataFlash Characteristics (3) changed |
| 1.21 | Dec 09, 2014 | 1. Overview | |
| | | 2 to 4 | Table 1.1 Outline of Specifications Unique ID, changed |
| | | 5. Electrical Characteristics | |
| | | 51 | Table 5.3 DC Characteristics (1) and Table 5.4 DC Characteristics (2), changed |
| | | 61 | Table 5.19 Output Voltage (1) and Table 5.20 Output Voltage (2), changed |
| | | 102 | Table 5.52 E2 DataFlash Characteristics (2): high-speed operating mode and Table 5.53 E2 DataFlash Characteristics (3): middle-speed operating mode, changed |