

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	RX
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, SCI, SPI, USB OTG
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	46
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 14x12b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-WFLGA
Supplier Device Package	64-FLGA (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f51117adlf-ua

1.4 Pin Functions

Table 1.4 lists the pin functions.


Table 1.4 Pin Functions (1/3)

Classifications	Pin Name	I/O	Description
Power supply	VCC	Input	Power supply pin. Connect it to the system power supply.
	VCL	—	Connect this pin to the VSS pin via the 4.7 μ F smoothing capacitor used to stabilize the internal power supply. Place the capacitor close to the pin.
	VSS	Input	Ground pin. Connect it to the system power supply (0 V).
	VCC_USB	Input	Power supply pin for USB. Connect this pin to VCC.
	VSS_USB	Input	Ground pin for USB. Connect this pin to VSS.
Analog power supply	AVCC0	Input	Analog voltage supply pin for the 12-bit A/D converter. Connect this pin to VCC when not using the 12-bit A/D converter.
	AVSS0	Input	Analog ground pin for the 12-bit A/D converter. Connect this pin to VSS when not using the 12-bit A/D converter.
	VREFH0	Input	Analog reference voltage supply pin for the 12-bit A/D converter. Connect this pin to VCC when not using the 12-bit A/D converter.
	VREFL0	Input	Analog reference ground pin for the 12-bit A/D converter. Connect this pin to VSS when not using the 12-bit A/D converter.
Clock	XTAL	Output/ Input *1	Pins for connecting a crystal. An external clock can be input through the XTAL pin.
	EXTAL	Input	
	XCIN	Input	Input/output pins for the sub-clock oscillator. Connect a crystal between XCIN and XCOUT.
	XCOUT	Output	
	CLKOUT	Output	Clock output pin.
Operating mode control	MD	Input	Pin for setting the operating mode. The signal levels on this pin must not be changed during operation.
	UB#	Input	Pin used for boot mode (USB interface).
	UPSEL	Input	Pin used for boot mode (USB interface).
System control	RES#	Input	Reset pin. This MCU enters the reset state when this signal goes low.
CAC	CACREF	Input	Input pin for the clock frequency accuracy measurement circuit.
On-chip emulator	FINED	I/O	FINE interface pin.
LVD	CMPA2	Input	Detection target voltage pin for voltage detection 2
Interrupts	NMI	Input	Non-maskable interrupt request pin.
	IRQ0 to IRQ7	Input	Interrupt request pins.
Multi-function timer pulse unit 2	MTIOC0A, MTIOC0B MTIOC0C, MTIOC0D	I/O	The TGRA0 to TGRD0 input capture input/output compare output/PWM output pins.
	MTIOC1A, MTIOC1B	I/O	The TGRA1 and TGRB1 input capture input/output compare output/PWM output pins.
	MTIOC2A, MTIOC2B	I/O	The TGRA2 and TGRB2 input capture input/output compare output/PWM output pins.
	MTIOC3A, MTIOC3B MTIOC3C, MTIOC3D	I/O	The TGRA3 to TGRD3 input capture input/output compare output/PWM output pins.
	MTIOC4A, MTIOC4B MTIOC4C, MTIOC4D	I/O	The TGRA4 to TGRD4 input capture input/output compare output/PWM output pins.
	MTIC5U, MTIC5V, MTIC5W	Input	The TGRU5, TGRV5, and TGRW5 input capture input/external pulse input pins.
	MTCLKA, MTCLKB, MTCLKC, MTCLKD	Input	Input pins for the external clock.
Port output enable 2	POE0# to POE3#, POE8#	Input	Input pins for request signals to place the MTU pins in the high impedance state.

Table 1.4 Pin Functions (3/3)

Classifications	Pin Name	I/O	Description
USB 2.0 host/ function module	USB0_DP	I/O	D+ I/O pin of the USB on-chip transceiver.
	USB0_DM	I/O	D- I/O pin of the USB on-chip transceiver.
	USB0_VBUS	Input	USB cable connection monitor pin.
	USB0_EXICEN	Output	Low-power control signal for the OTG chip.
	USB0_VBUSEN	Output	VBUS (5 V) supply enable signal for the OTG chip.
	USB0_OVRCURA, USB0_OVRCURB	Input	External overcurrent detection pins.
	USB0_ID	Input	Mini-AB connector ID input pin during operation in OTG mode.
12-bit A/D converter	AN000 to AN004, AN006, AN008 to AN015	Input	Input pins for the analog signals to be processed by the A/D converter.
	ADTRG0#	Input	Input pin for the external trigger signals that start the A/D conversion.
D/A converter	DA0, DA1	Output	Output pins for the analog signals to be processed by the D/A converter.
I/O ports	P03, P05	I/O	2-bit input/output pins.
	P14 to P17	I/O	4-bit input/output pins.
	P26, P27	I/O	2-bit input/output pins.
	P30 to P32, P35	I/O	4-bit input/output pins (P35 input pin).
	P40 to P44, P46	I/O	6-bit input/output pins.
	P54, P55	I/O	2-bit input/output pins.
	PA0, PA1, PA3, PA4, PA6	I/O	5-bit input/output pins.
	PB0, PB1, PB3, PB5 to PB7	I/O	6-bit input/output pins.
	PC0 to PC7	I/O	8-bit input/output pins.
	PE0 to PE7	I/O	8-bit input/output pins.
	PH7	Input	1-bit input pin.
	PJ6, PJ7	I/O	2-bit input/output pins.


Note 1. For external clock input.



Note: • This figure indicates the power supply pins and I/O port pins.
For the pin configuration, see the table "List of Pins and Pin Functions (40-Pin HWQFN)".
Note: • It is recommended that the exposed die pad of HWQFN should be connected to VSS.

Figure 1.6 Pin Assignments of the 40-Pin HWQFN

RX111 Group
PWLG0036KA-A
(36-pin WFLGA)
(Upper perspective view)



Note: • This figure indicates the power supply pins and I/O port pins. For the pin configuration, see the table “List of Pins and Pin Functions (36-Pin WFLGA)”.
• For the position of A1 pin in the package, see “Package Dimensions”.

Figure 1.7 Pin Assignments of the 36-Pin WFLGA

Table 1.5 List of Pins and Pin Functions (64-Pin LFQFP/LQFP) (2/2)

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, POE, RTC)	Communication (SClE, SClf, RSPI, IIC, USB)	Others
42		PA4	MTIC5U/MTCLKA/MTIOC2B	TXD5/SMOSI5/SSDA5/SSLA0	IRQ5
43		PA3	MTIOC0D/MTCLKD/ MTIOC1B/POE0#	RXD5/SMISO5/SSCL5/MISOA	IRQ6
44		PA1	MTIOC0B/MTCLKC/ RTCON	SCK5/SSLA2	
45		PA0	MTIOC4A	SSLA1	CACREF
46		PE5	MTIOC4C/MTIOC2B		IRQ5/AN013
47		PE4	MTIOC4D/MTIOC1A/ MTIOC3A	MOSIA	IRQ4/AN012
48		PE3	MTIOC0A/MTIOC1B/ MTIOC4B/POE8#	CTS12#/RTS12#/SS12#/RSPCKA	IRQ3/AN011
49		PE2	MTIOC4A	RXD12/RDXD12/SMISO12/SSCL12	IRQ7/AN010
50		PE1	MTIOC4C	TXD12/TDXD12/SIOX12/SMOSI12/ SSDA12	IRQ1/AN009
51		PE0	MTIOC2A/POE3#	SCK12	IRQ0/AN008
52		PE7			IRQ7/AN015
53		PE6			IRQ6/AN014
54		P46*2			AN006
55		P44*2			AN004
56		P43*2			AN003
57		P42*2			AN002
58		P41*2			AN001
59	VREFL0	PJ7*2			
60		P40*2			AN000
61	VREFH0	PJ6*2			
62	AVSS0				
63	AVCC0				
64		P05			DA1

Note 1. Not 5 V tolerant.

Note 2. The power source of the I/O buffer for these pins is AVCC0.

Table 1.6 List of Pins and Pin Functions (64-Pin WFLGA) (2/2)

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, POE, RTC)	Communication (SCLe, SCIf, RSPI, RIIC, USB)	Others
F2		P32	MTIOC0C/RTCOUT		IRQ2
F3	UPSEL	P35			NMI
F4	UB#	P14	MTIOC0A/MTIOC3A/MTCLKA	CTS1#/RTS1#/SS1#/TXD12/TXDX12/SIOX12/SMOSI12/SSDA12/SSLA0/USB0_OVRCURA	IRQ4
F5		P54	MTIOC4B		
F6		PC7	MTIOC3A/MTCLKB	TXD1/SMOSI1/SSDA1/MISOA/USB0_OVRCURB	CACREF
F7		PC4	MTCLKC/MTIOC3D/POE0#	SCK5/SSLA0/USB0_VBUSEN/USB0_VBUS*1	IRQ2/CLKOUT
F8		PB5	MTIOC1B/MTIOC2A/POE1#		
G1	VCL				
G2		P17	MTIOC0C/MTIOC3A/MTIOC3B/POE8#	SCK1/MISOA/SDA0/RXD12/RXDX12/SMISO12/SSCL12	IRQ7
G3		P16	MTIOC3C/MTIOC3D/RTCOUT	TXD1/SMOSI1/SSDA1/SCL0/MOSIA/USB0_VBUSEN/USB0_OVRCURB/USB0_VBUS	IRQ6/ADTRG0#
G4		P15	MTIOC0B/MTCLKB	RXD1/SMISO1/SSCL1/RSPCKA	IRQ5/CLKOUT
G5		PC6	MTIOC3C/MTCLKA	RXD1/SMISO1/SSCL1/MOSIA/USB0_EXICEN	
G6		PC5	MTIOC3B/MTCLKD	SCK1/RSPCKA/USB0_ID	
G7		PC3	MTIOC4D	TXD5/SMOSI5/SSDA5	
G8		PB6/PC0	MTIOC3D		
H1	VSS				
H2	VCC				
H3	VCC_USB				
H4				USB0_DM	
H5				USB0_DP	
H6	VSS_USB				
H7		PC2	MTIOC4B	RXD5/SMISO5/SSCL5/SSLA3	
H8		PB7/PC1	MTIOC3B		

Note 1. Not 5 V tolerant.

Note 2. The power source of the I/O buffer for these pins is AVCC0.

Table 4.1 List of I/O Registers (Address Order) (5/16)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States
0008 7343h	ICU	Interrupt Source Priority Register 067	IPR067	8	8	2 ICLK
0008 7344h	ICU	Interrupt Source Priority Register 068	IPR068	8	8	2 ICLK
0008 7345h	ICU	Interrupt Source Priority Register 069	IPR069	8	8	2 ICLK
0008 7346h	ICU	Interrupt Source Priority Register 070	IPR070	8	8	2 ICLK
0008 7347h	ICU	Interrupt Source Priority Register 071	IPR071	8	8	2 ICLK
0008 7358h	ICU	Interrupt Source Priority Register 088	IPR088	8	8	2 ICLK
0008 7359h	ICU	Interrupt Source Priority Register 089	IPR089	8	8	2 ICLK
0008 735Ah	ICU	Interrupt Source Priority Register 090	IPR090	8	8	2 ICLK
0008 735Ch	ICU	Interrupt Source Priority Register 092	IPR092	8	8	2 ICLK
0008 735Dh	ICU	Interrupt Source Priority Register 093	IPR093	8	8	2 ICLK
0008 7366h	ICU	Interrupt Source Priority Register 102	IPR102	8	8	2 ICLK
0008 7367h	ICU	Interrupt Source Priority Register 103	IPR103	8	8	2 ICLK
0008 736Ah	ICU	Interrupt Source Priority Register 106	IPR106	8	8	2 ICLK
0008 7372h	ICU	Interrupt Source Priority Register 114	IPR114	8	8	2 ICLK
0008 7376h	ICU	Interrupt Source Priority Register 118	IPR118	8	8	2 ICLK
0008 7379h	ICU	Interrupt Source Priority Register 121	IPR121	8	8	2 ICLK
0008 737Bh	ICU	Interrupt Source Priority Register 123	IPR123	8	8	2 ICLK
0008 737Dh	ICU	Interrupt Source Priority Register 125	IPR125	8	8	2 ICLK
0008 737Fh	ICU	Interrupt Source Priority Register 127	IPR127	8	8	2 ICLK
0008 7381h	ICU	Interrupt Source Priority Register 129	IPR129	8	8	2 ICLK
0008 7385h	ICU	Interrupt Source Priority Register 133	IPR133	8	8	2 ICLK
0008 7386h	ICU	Interrupt Source Priority Register 134	IPR134	8	8	2 ICLK
0008 738Ah	ICU	Interrupt Source Priority Register 138	IPR138	8	8	2 ICLK
0008 738Bh	ICU	Interrupt Source Priority Register 139	IPR139	8	8	2 ICLK
0008 73AAh	ICU	Interrupt Source Priority Register 170	IPR170	8	8	2 ICLK
0008 73ABh	ICU	Interrupt Source Priority Register 171	IPR171	8	8	2 ICLK
0008 73DAh	ICU	Interrupt Source Priority Register 218	IPR218	8	8	2 ICLK
0008 73DEh	ICU	Interrupt Source Priority Register 222	IPR222	8	8	2 ICLK
0008 73EEh	ICU	Interrupt Source Priority Register 238	IPR238	8	8	2 ICLK
0008 73F2h	ICU	Interrupt Source Priority Register 242	IPR242	8	8	2 ICLK
0008 73F3h	ICU	Interrupt Source Priority Register 243	IPR243	8	8	2 ICLK
0008 73F4h	ICU	Interrupt Source Priority Register 244	IPR244	8	8	2 ICLK
0008 73F5h	ICU	Interrupt Source Priority Register 245	IPR245	8	8	2 ICLK
0008 73F6h	ICU	Interrupt Source Priority Register 246	IPR246	8	8	2 ICLK
0008 73F7h	ICU	Interrupt Source Priority Register 247	IPR247	8	8	2 ICLK
0008 73F8h	ICU	Interrupt Source Priority Register 248	IPR248	8	8	2 ICLK
0008 73F9h	ICU	Interrupt Source Priority Register 249	IPR249	8	8	2 ICLK
0008 7500h	ICU	IRQ Control Register 0	IRQCR0	8	8	2 ICLK
0008 7501h	ICU	IRQ Control Register 1	IRQCR1	8	8	2 ICLK
0008 7502h	ICU	IRQ Control Register 2	IRQCR2	8	8	2 ICLK
0008 7503h	ICU	IRQ Control Register 3	IRQCR3	8	8	2 ICLK
0008 7504h	ICU	IRQ Control Register 4	IRQCR4	8	8	2 ICLK
0008 7505h	ICU	IRQ Control Register 5	IRQCR5	8	8	2 ICLK
0008 7506h	ICU	IRQ Control Register 6	IRQCR6	8	8	2 ICLK
0008 7507h	ICU	IRQ Control Register 7	IRQCR7	8	8	2 ICLK
0008 7510h	ICU	IRQ Pin Digital Filter Enable Register 0	IRQFLTE0	8	8	2 ICLK
0008 7514h	ICU	IRQ Pin Digital Filter Setting Register 0	IRQFLTC0	16	16	2 ICLK
0008 7580h	ICU	Non-Maskable Interrupt Status Register	NMISR	8	8	2 ICLK
0008 7581h	ICU	Non-Maskable Interrupt Enable Register	NMIER	8	8	2 ICLK
0008 7582h	ICU	Non-Maskable Interrupt Status Clear Register	NMICLR	8	8	2 ICLK
0008 7583h	ICU	NMI Pin Interrupt Control Register	NMICR	8	8	2 ICLK
0008 7590h	ICU	NMI Pin Digital Filter Enable Register	NMIFLTE	8	8	2 ICLK

Table 4.1 List of I/O Registers (Address Order) (10/16)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States
0008 A025h	SCI1	Receive Data Register	RDR	8	8	2 or 3 PCLKB
0008 A026h	SCI1	Smart Card Mode Register	SCMR	8	8	2 or 3 PCLKB
0008 A027h	SCI1	Serial Extended Mode Register	SEMR	8	8	2 or 3 PCLKB
0008 A028h	SCI1	Noise Filter Setting Register	SNFR	8	8	2 or 3 PCLKB
0008 A029h	SCI1	I ² C Mode Register 1	SIMR1	8	8	2 or 3 PCLKB
0008 A02Ah	SCI1	I ² C Mode Register 2	SIMR2	8	8	2 or 3 PCLKB
0008 A02Bh	SCI1	I ² C Mode Register 3	SIMR3	8	8	2 or 3 PCLKB
0008 A02Ch	SCI1	I ² C Status Register	SISR	8	8	2 or 3 PCLKB
0008 A02Dh	SCI1	SPI Mode Register	SPMR	8	8	2 or 3 PCLKB
0008 A0A0h	SCI5	Serial Mode Register	SMR	8	8	2 or 3 PCLKB
0008 A0A1h	SCI5	Bit Rate Register	BRR	8	8	2 or 3 PCLKB
0008 A0A2h	SCI5	Serial Control Register	SCR	8	8	2 or 3 PCLKB
0008 A0A3h	SCI5	Transmit Data Register	TDR	8	8	2 or 3 PCLKB
0008 A0A4h	SCI5	Serial Status Register	SSR	8	8	2 or 3 PCLKB
0008 A0A5h	SCI5	Receive Data Register	RDR	8	8	2 or 3 PCLKB
0008 A0A6h	SCI5	Smart Card Mode Register	SCMR	8	8	2 or 3 PCLKB
0008 A0A7h	SCI5	Serial Extended Mode Register	SEMR	8	8	2 or 3 PCLKB
0008 A0A8h	SCI5	Noise Filter Setting Register	SNFR	8	8	2 or 3 PCLKB
0008 A0A9h	SCI5	I ² C Mode Register 1	SIMR1	8	8	2 or 3 PCLKB
0008 A0AAh	SCI5	I ² C Mode Register 2	SIMR2	8	8	2 or 3 PCLKB
0008 A0ABh	SCI5	I ² C Mode Register 3	SIMR3	8	8	2 or 3 PCLKB
0008 A0ACh	SCI5	I ² C Status Register	SISR	8	8	2 or 3 PCLKB
0008 A0ADh	SCI5	SPI Mode Register	SPMR	8	8	2 or 3 PCLKB
0008 B000h	CAC	CAC Control Register 0	CACR0	8	8	2 or 3 PCLKB
0008 B001h	CAC	CAC Control Register 1	CACR1	8	8	2 or 3 PCLKB
0008 B002h	CAC	CAC Control Register 2	CACR2	8	8	2 or 3 PCLKB
0008 B003h	CAC	CAC Interrupt Request Enable Register	CAICR	8	8	2 or 3 PCLKB
0008 B004h	CAC	CAC Status Register	CASTR	8	8	2 or 3 PCLKB
0008 B006h	CAC	CAC Upper-Limit Value Setting Register	CAULVR	16	16	2 or 3 PCLKB
0008 B008h	CAC	CAC Lower-Limit Value Setting Register	CALLVR	16	16	2 or 3 PCLKB
0008 B00Ah	CAC	CAC Counter Buffer Register	CACNTBR	16	16	2 or 3 PCLKB
0008 B080h	DOC	DOC Control Register	DOCR	8	8	2 or 3 PCLKB
0008 B082h	DOC	DOC Data Input Register	DODIR	16	16	2 or 3 PCLKB
0008 B084h	DOC	DOC Data Setting Register	DODSR	16	16	2 or 3 PCLKB
0008 B100h	ELC	Event Link Control Register	ELCR	8	8	2 or 3 PCLKB
0008 B102h	ELC	Event Link Setting Register 1	ELSR1	8	8	2 or 3 PCLKB
0008 B103h	ELC	Event Link Setting Register 2	ELSR2	8	8	2 or 3 PCLKB
0008 B104h	ELC	Event Link Setting Register 3	ELSR3	8	8	2 or 3 PCLKB
0008 B105h	ELC	Event Link Setting Register 4	ELSR4	8	8	2 or 3 PCLKB
0008 B108h	ELC	Event Link Setting Register 7	ELSR7	8	8	2 or 3 PCLKB
0008 B110h	ELC	Event Link Setting Register 15	ELSR15	8	8	2 or 3 PCLKB
0008 B111h	ELC	Event Link Setting Register 16	ELSR16	8	8	2 or 3 PCLKB
0008 B113h	ELC	Event Link Setting Register 18	ELSR18	8	8	2 or 3 PCLKB
0008 B115h	ELC	Event Link Setting Register 20	ELSR20	8	8	2 or 3 PCLKB
0008 B117h	ELC	Event Link Setting Register 22	ELSR22	8	8	2 or 3 PCLKB
0008 B119h	ELC	Event Link Setting Register 24	ELSR24	8	8	2 or 3 PCLKB
0008 B11Ah	ELC	Event Link Setting Register 25	ELSR25	8	8	2 or 3 PCLKB
0008 B11Fh	ELC	Event Link Option Setting Register A	ELOPA	8	8	2 or 3 PCLKB
0008 B120h	ELC	Event Link Option Setting Register B	ELOPB	8	8	2 or 3 PCLKB
0008 B121h	ELC	Event Link Option Setting Register C	ELOPC	8	8	2 or 3 PCLKB
0008 B123h	ELC	Port Group Setting Register 1	PGR1	8	8	2 or 3 PCLKB
0008 B125h	ELC	Port Group Control Register 1	PGC1	8	8	2 or 3 PCLKB

Table 5.4 DC Characteristics (2)Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} < 2.7 \text{ V}$, $1.8 \text{ V} \leq \text{AVSS0} < 2.7 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Schmitt trigger input voltage	V_{IH}	$\text{VCC} \times 0.8$	—	5.8	V	
		$\text{VCC} \times 0.8$	—	$\text{VCC} + 0.3$		
	All pins	—0.3	—	$\text{VCC} \times 0.2$		
	ΔV_T	$\text{VCC} \times 0.01$	—	—		
Input voltage (except for Schmitt trigger input pins)	V_{IH}	$\text{VCC} \times 0.9$	—	$\text{VCC} + 0.3$	V	
		$\text{VCC} \times 0.8$	—	$\text{VCC} + 0.3$		
		$\text{AVCC0} \times 0.7$	—	$\text{AVCC0} + 0.3$		
	V_{IL}	—0.3	—	$\text{VCC} \times 0.1$		
		—0.3	—	$\text{VCC} \times 0.2$		
		—0.3	—	$\text{AVCC0} \times 0.3$		

Table 5.5 DC Characteristics (3)Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} \leq 3.6 \text{ V}$, $1.8 \text{ V} \leq \text{AVSS0} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Input leakage current	$ I_{in} $	—	—	1.0	μA	$V_{in} = 0 \text{ V}, \text{VCC}$
Three-state leakage current (off-state)	$ I_{TSI} $	—	—	1.0	μA	$V_{in} = 0 \text{ V}, 5.8 \text{ V}$
		—	—	1.0		$V_{in} = 0 \text{ V}, \text{VCC}$
Input capacitance	C_{in}	—	—	15	pF	$V_{in} = 0 \text{ mV},$ $\text{Frequency: } 1 \text{ MHz},$ $T_a = 25^\circ\text{C}$
		—	—	30		

Table 5.6 DC Characteristics (4)Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} \leq 3.6 \text{ V}$, $1.8 \text{ V} \leq \text{AVSS0} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Input pull-up resistor	R_U	10	20	100	$\text{k}\Omega$	$V_{in} = 0 \text{ V}$

Table 5.7 DC Characteristics (5) (2/2)Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} \leq 3.6 \text{ V}$, $1.8 \text{ V} \leq \text{AVSS0} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

Item				Symbol	Typ *4	Max	Unit	Test Conditions
Supply current* ¹	Low-speed operating mode	Normal operating mode	No peripheral operation* ⁸	ICLK = 32.768 kHz	I _{CC}	4.0	—	μA
			All peripheral operation: Normal* ^{9, *10}	ICLK = 32.768 kHz		11.5	—	
			All peripheral operation: Max.* ^{9, *10}	ICLK = 32.768 kHz		—	40	
		Sleep mode	No peripheral operation* ⁸	ICLK = 32.768 kHz		2.2	—	
			All peripheral operation: Normal* ⁹	ICLK = 32.768 kHz		7.1	—	
		Deep sleep mode	No peripheral operation* ⁸	ICLK = 32.768 kHz		1.8	—	
			All peripheral operation: Normal* ⁹	ICLK = 32.768 kHz		5.3	—	

Note 1. Supply current values do not include output charge/discharge current from all pins. The values apply when internal pull-up MOSFs are in the off state.

Note 2. Clock supply to the peripheral functions is stopped. This does not include BGO operation. The clock source is PLL. FCLK and PCLK are set to divided by 64.

Note 3. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is PLL. FCLK and PCLK are set to the same frequency as ICLK.

Note 4. Values when VCC = 3.3 V.

Note 5. This is the increase for programming or erasure of the ROM or E2 DataFlash during program execution.

Note 6. Clock supply to the peripheral functions is stopped. The clock source is PLL when ICLK = 12 MHz, and HOCO otherwise. FCLK and PCLK are set to divided by 64.

Note 7. Clocks are supplied to the peripheral functions. The clock source is PLL when ICLK = 12 MHz, and HOCO otherwise. FCLK and PCLK are set to the same frequency as ICLK.

Note 8. Clock supply to the peripheral functions is stopped. The clock source is the sub-clock oscillator. FCLK and PCLK are set to divided by 64.

Note 9. Clocks are supplied to the peripheral functions. The clock source is the sub-clock oscillator. FCLK and PCLK are set to the same frequency as ICLK.

Note 10. Values when the MSTPCRA.MSTPA17 bit (12-bit A/D converter module stop bit) is set to "transition to the module stop state is made".




Figure 5.8 Temperature Dependency in Software Standby Mode (Reference Data)

Table 5.14 DC Characteristics (12)Conditions: $0 \text{ V} \leq \text{VCC} = \text{VCC_USB} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Power-on VCC rising gradient	SrVCC	0.02	—	20	ms/V	
		0.02	—	2		
		0.02	—	—		

Note: When powering on AVCC0 and VCC, power them on at the same time or VCC first.

Note 1. When OFS1.(STUPLVD1REN, FASTSTUP) = 11b.


Note 2. When OFS1.(STUPLVD1REN, FASTSTUP) = 10b.

Note 3. When OFS1.STUPLVD1REN = 0.

Note 4. Turn on the power supply voltage according to the normal startup rising gradient because the register settings set by OFS1 are not read in boot mode.

Table 5.15 DC Characteristics (13)Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} \leq 3.6 \text{ V}$, $1.8 \text{ V} \leq \text{AVSS0} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$ The ripple voltage must meet the allowable ripple frequency $f_{r(\text{VCC})}$ within the range between the VCC upper limit (3.6 V) and lower limit (1.8 V).When VCC change exceeds $\text{VCC} \pm 10\%$, the allowable voltage change rising/falling gradient $dt/d\text{VCC}$ must be met.

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Allowable ripple frequency	$f_r(\text{VCC})$	—	—	10	kHz	Figure 5.11 $V_r(\text{VCC}) \leq \text{VCC} \times 0.2$
		—	—	1	MHz	
		—	—	10	MHz	
Allowable voltage change rising/ falling gradient	$dt/d\text{VCC}$	1.0	—	—	ms/V	When VCC change exceeds $\text{VCC} \pm 10\%$

**Figure 5.11 Ripple Waveform****Table 5.16 DC Characteristics (14)**Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} \leq 3.6 \text{ V}$, $1.8 \text{ V} \leq \text{AVSS0} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Permissible error of VCL pin external capacitance	C_{VCL}	1.4	4.7	7.0	μF	

Note: • The recommended capacitance is 4.7 μF . Variations in connected capacitors should be within the above range.

Table 5.19 Output Voltage (1)Conditions: $2.7 \text{ V} \leq \text{VCC} = \text{VCC_USB} \leq 3.6 \text{ V}$, $2.7 \text{ V} \leq \text{AVSS0} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

Item		Symbol	Min.	Max.	Unit	Test Conditions	
Low-level output voltage	All output ports (except for I2C, ports P40 to P44, P46, ports PJ6, PJ7)	V_{OL}	—	0.6	V	$I_{OL} = 3.0 \text{ mA}$	
			—	0.4		$I_{OL} = 1.5 \text{ mA}$	
	Ports P40 to P44, P46, ports PJ6, PJ7		—	0.4		$I_{OL} = 0.4 \text{ mA}$	
	I2C pins		—	0.4	V	$I_{OL} = 3.0 \text{ mA}$	
			—	0.6		$I_{OL} = 6.0 \text{ mA}$	
	High-level output voltage		V_{OH}	$\text{VCC} - 0.5$	—	V	$I_{OH} = -2.0 \text{ mA}$
	Ports P40 to P44, P46, ports PJ6, PJ7		V_{OH}	$\text{AVCC0} - 0.5$	—		$I_{OH} = -0.1 \text{ mA}$

Table 5.20 Output Voltage (2)Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} \leq 2.7 \text{ V}$, $1.8 \text{ V} \leq \text{AVSS0} \leq 2.7 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

Item		Symbol	Min.	Max.	Unit	Test Conditions
Low-level output voltage	All output ports (except for ports P40 to P44, P46, ports PJ6, PJ7)	V_{OL}	—	0.6	V	$I_{OL} = 1.5 \text{ mA}$
	Ports P40 to P44, P46, ports PJ6, PJ7		—	0.4		$I_{OL} = 0.4 \text{ mA}$
High-level output voltage	All output ports (except for ports P40 to P44, P46, ports PJ6, PJ7)	V_{OH}	$\text{VCC} - 0.5$	—	V	$I_{OH} = -1.0 \text{ mA}$
	Ports P40 to P44, P46, ports PJ6, PJ7		$\text{AVCC0} - 0.5$	—		$I_{OH} = -0.1 \text{ mA}$

5.2.2 Standard I/O Pin Output Characteristics (2)

Figure 5.16 to Figure 5.18 show the characteristics of the RIIC output pin.




Figure 5.16 V_{OL} and I_{OL} Voltage Characteristics of RIIC Output Pin at $T_a = 25^\circ\text{C}$ (Reference Data)




Figure 5.17 V_{OL} and I_{OL} Temperature Characteristics of RIIC Output Pin at $V_{CC} = 2.7\text{ V}$ (Reference Data)

5.5 A/D Conversion Characteristics

Table 5.38 A/D Conversion Characteristics (1)

Conditions: $2.7 \text{ V} \leq \text{VCC} = \text{VCC_USB} \leq 3.6 \text{ V}$, $2.7 \text{ V} \leq \text{AVCC}_0 \leq 3.6 \text{ V}$, $2.7 \text{ V} \leq \text{VREFH}_0 \leq \text{AVCC}_0$,
 $\text{VSS} = \text{AVSS}_0 = \text{VREFL}_0 = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

Item	Min.	Typ.	Max.	Unit	Test Conditions
Frequency	4	—	32	MHz	
Resolution	—	—	12	Bit	
Conversion time ^{*1} (Operation at PCLKD = 32 MHz)	1.031 (0.313) ^{*2}	—	—	μs	High-precision channel ADCSR.ADHSC bit = 1 ADSSTRn.SST[7:0] bits = 09h
	1.375 (0.641) ^{*2}	—	—		Normal-precision channel ADCSR.ADHSC bit = 1 ADSSTRn.SST[7:0] bits = 14h
Analog input effective range	0	—	VREFH0	V	
Offset error	—	±0.5	±4.5	LSB	High-precision channel PJ6PFS.ASEL bit = 1 PJ7PFS.ASEL bit = 1
			±6.0	LSB	Other than above
Full-scale error	—	±0.75	±4.5	LSB	High-precision channel PJ6PFS.ASEL bit = 1 PJ7PFS.ASEL bit = 1
			±6.0	LSB	Other than above
Quantization error	—	±0.5	—	LSB	
Absolute accuracy	—	±1.25	±5.0	LSB	High-precision channel PJ6PFS.ASEL bit = 1 PJ7PFS.ASEL bit = 1
			±8.0	LSB	Other than above
DNL differential nonlinearity error	—	±1.0	—	LSB	
INL integral nonlinearity error	—	±1.0	±3.0	LSB	

Note: • The characteristics apply when no pin functions other than A/D converter input are used. Absolute accuracy includes quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. As the test conditions, the number of sampling states is indicated.

Note 2. The value in parentheses indicates the sampling time.

Table 5.41 A/D Converter Channel Classification

Classification	Channel	Conditions	Remarks
High-precision channel	AN000 to AN004, AN006	AVCC0 = 1.8 to 3.6 V	Pins AN000 to AN004 and AN006 cannot be used as digital outputs when the A/D converter is in use.
Normal-precision channel	AN008 to AN015		
Internal reference voltage input channel	Internal reference voltage	AVCC0 = 2.0 to 3.6 V	
Temperature sensor input channel	Temperature sensor output	AVCC0 = 2.0 to 3.6 V	

Table 5.42 A/D Internal Reference Voltage Characteristics

Conditions: $2.0 \text{ V} \leq \text{VCC} = \text{VCC_USB} \leq 3.6 \text{ V}$, $2.0 \text{ V} \leq \text{AVCC0} \leq 3.6 \text{ V}^*1$, $\text{VSS} = \text{AVSS0} = \text{VREFL0} = \text{VSS_USB} = 0 \text{ V}$, $T_a = -40$ to $+105^\circ\text{C}$

Item	Min.	Typ.	Max.	Unit	Test Conditions
Internal reference voltage input channel ^{*2}	1.36	1.43	1.50	V	

Note 1. The internal reference voltage cannot be selected for input channels when $\text{AVCC0} < 2.0 \text{ V}$.

Note 2. The A/D internal reference voltage indicates the voltage when the internal reference voltage is input to the A/D converter.




Figure 5.58 Voltage Detection Reset Timing




Figure 5.59 Power-On Reset Timing




Figure C 64-Pin WFLGA (PWLG0064KA-A)




Figure D 48-Pin LFQFP (PLQP0048KB-A)

Rev.	Date	Description	
		Page	Summary
1.20	Sep 29, 2014	85	Figure 5.41 RSPI Clock Timing and Simple SPI Clock Timing, Figure 5.42 RSPI Timing (Master, CPHA = 0) (Bit Rate: PCLKB Set to Division Ratio Other Than Divided by 2) and Simple SPI Timing (Master, CKPH = 1) changed
		86	Figure 5.43 RSPI Timing (Master, CPHA = 0) (Bit Rate: PCLKB Set to Divided by 2) added, Figure 5.44 RSPI Timing (Master, CPHA = 1) (Bit Rate: PCLKB Set to Division Ratio Other Than Divided by 2) and Simple SPI Timing (Master, CKPH = 0) changed
		87	Figure 5.45 RSPI Timing (Master, CPHA = 1) (Bit Rate: PCLKB Set to Divided by 2) added, Figure 5.46 RSPI Timing (Slave, CPHA = 0) and Simple SPI Timing (Slave, CKPH = 1) changed
		88	Figure 5.47 RSPI Timing (Slave, CPHA = 1) and Simple SPI Timing (Slave, CKPH = 0) changed
		89	Table 5.37 USB Characteristics (USB0_DP and USB0_DM Pin Characteristics) and Figure 5.49 USB0_DP and USB0_DM Output Timing, changed
		90	Figure 5.50 Test Circuit, changed
		91	Table 5.38 A/D Conversion Characteristics (1), Figure 5.51 AVCC0 to AVREFH0 Voltage Range, changed
		92	Table 5.39 A/D Conversion Characteristics (2), Table 5.40 A/D Conversion Characteristics (3) changed
		101	Table 5.49 ROM (Flash Memory for Code Storage) Characteristics (2) and Table 5.50 ROM (Flash Memory for Code Storage) Characteristics (3), changed
		102	Table 5.52 E2 DataFlash Characteristics (2), Table 5.53 E2 DataFlash Characteristics (3) changed
1.21	Dec 09, 2014	1. Overview	
		2 to 4	Table 1.1 Outline of Specifications Unique ID, changed
		5. Electrical Characteristics	
		51	Table 5.3 DC Characteristics (1) and Table 5.4 DC Characteristics (2), changed
		61	Table 5.19 Output Voltage (1) and Table 5.20 Output Voltage (2), changed
		102	Table 5.52 E2 DataFlash Characteristics (2): high-speed operating mode and Table 5.53 E2 DataFlash Characteristics (3): middle-speed operating mode, changed