



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	RX
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I²C, SCI, SPI, USB OTG
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	46
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 14x12b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f51118adfm-3a">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f51118adfm-3a</a>

**Table 1.1 Outline of Specifications (2/3)**

Classification	Module/Function	Description
DMA	Data transfer controller (DTCa)	<ul style="list-style-type: none"> <li>Transfer modes: Normal transfer, repeat transfer, and block transfer</li> <li>Activation sources: Interrupts</li> <li>Chain transfer function</li> </ul>
I/O ports	General I/O ports	<ul style="list-style-type: none"> <li>64-pin /48-pin /40-pin /36-pin</li> <li>I/O: 46/30/24/20</li> <li>Input: 2/2/1/1</li> <li>Pull-up resistors: 38/24/19/16</li> <li>Open-drain outputs: 34/24/19/16</li> <li>5-V tolerance: 4/4/4/4</li> </ul>
Event link controller (ELC)		<ul style="list-style-type: none"> <li>Event signals of 35 types can be directly connected to the module</li> <li>Operations of timer modules are selectable at event input</li> <li>Capable of event link operation for port B</li> </ul>
Multi-function pin controller (MPC)		Capable of selecting the input/output function from multiple pins
Timers	Multi-function timer pulse unit 2 (MTU2a)	<ul style="list-style-type: none"> <li>(16 bits × 6 channels) × 1 unit</li> <li>Time bases for the six 16-bit timer channels can be provided via up to 16 pulse-input/output lines and three pulse-input lines</li> <li>Select from among eight or seven counter-input clock signals for each channel (PCLK/1, PCLK/4, PCLK/16, PCLK/64, PCLK/256, PCLK/1024, MTCLKA, MTCLKB, MTCLKC, MTCLKD) other than channel 5, for which only four signals are available.</li> <li>Input capture function</li> <li>21 output compare/input capture registers</li> <li>Pulse output mode</li> <li>Complementary PWM output mode</li> <li>Reset-synchronized PWM mode</li> <li>Phase counting mode</li> <li>Capable of generating conversion start triggers for the A/D converter</li> </ul>
	Port output enable 2 (POE2a)	Controls the high-impedance state of the MTU's waveform output pins
	Compare match timer (CMT)	<ul style="list-style-type: none"> <li>(16 bits × 2 channels) × 1 unit</li> <li>Select from among four clock signals (PCLK/8, PCLK/32, PCLK/128, PCLK/512)</li> </ul>
	Independent watchdog timer (IWDTa)	<ul style="list-style-type: none"> <li>14 bits × 1 channel</li> <li>Count clock: Dedicated low-speed on-chip oscillator for the IWDT</li> <li>Frequency divided by 1, 16, 32, 64, 128, or 256</li> </ul>
	Realtime clock (RTCA)	<ul style="list-style-type: none"> <li>Clock source: Sub-clock</li> <li>Calendar count mode or binary count mode selectable</li> <li>Interrupts: Alarm interrupt, periodic interrupt, and carry interrupt</li> </ul>
Communication functions	Serial communications interfaces (PCIe, SCIf)	<ul style="list-style-type: none"> <li>3 channels (channel 1, 5: PCIe, channel 12: SCIf)</li> <li>Serial communications modes: Asynchronous, clock synchronous, and smart card interface</li> <li>On-chip baud rate generator allows selection of the desired bit rate</li> <li>Choice of LSB first or MSB first transfer</li> <li>Average transfer rate clock can be input from MTU2 timers</li> <li>Simple I<sup>2</sup>C</li> <li>Simple SPI</li> <li>Master/slave mode supported (SCIf only)</li> <li>Start frame and information frame are included (SCIf only)</li> <li>Start-bit detection in asynchronous mode: Low level or falling edge is selectable</li> </ul>
	I <sup>2</sup> C bus interface (RIIC)	<ul style="list-style-type: none"> <li>1 channel</li> <li>Communications formats: I<sup>2</sup>C bus format/SMBus format</li> <li>Master mode or slave mode selectable</li> <li>Supports fast mode</li> </ul>
	Serial peripheral interface (RSPI)	<ul style="list-style-type: none"> <li>1 channel</li> <li>Transfer facility</li> </ul> <p>Using the MOSI (master out, slave in), MISO (master in, slave out), SSL (slave select), and RSPI clock (RSPCK) signals enables serial transfer through SPI operation (four lines) or clock-synchronous operation (three lines)</p> <ul style="list-style-type: none"> <li>Capable of handling serial transfer as a master or slave</li> <li>Data formats</li> <li>Choice of LSB first or MSB first transfer</li> </ul> <p>The number of bits in each transfer can be changed to 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits.</p> <p>128-bit buffers for transmission and reception Up to four frames can be transmitted or received in a single transfer operation (with each frame having up to 32 bits)</p> <ul style="list-style-type: none"> <li>Double buffers for both transmission and reception</li> </ul>

## 1.2 List of Products

Table 1.3 is a list of products, and Figure 1.1 shows how to read the product part no., memory capacity, and package type.

**Table 1.3 List of Products (1/2)**

Group	Part No.	Orderable Part No.	Package	ROM Capacity	RAM Capacity	E2 DataFlash	Maximum Operating Frequency	Operating Temperature			
RX111	R5F51118AGFM	R5F51118AGFM#3A	PLQP0064KB-A	512 Kbytes	64 Kbytes	8 Kbytes	32 MHz	-40 to +105°C			
	R5F51118AGFK	R5F51118AGFK#3A	PLQP0064GA-A								
	R5F51118AGFL	R5F51118AGFL#3A	PLQP0048KB-A								
	R5F51118AGNE	R5F51118AGNE#UA	PWQN0048KB-A								
	R5F51117AGFM	R5F51117AGFM#3A	PLQP0064KB-A	384 Kbytes	32 Kbytes						
	R5F51117AGFK	R5F51117AGFK#3A	PLQP0064GA-A								
	R5F51117AGFL	R5F51117AGFL#3A	PLQP0048KB-A								
	R5F51117AGNE	R5F51117AGNE#UA	PWQN0048KB-A								
	R5F51116AGFM	R5F51116AGFM#3A	PLQP0064KB-A	256 Kbytes	16 Kbytes	8 Kbytes	32 MHz	-40 to +105°C			
	R5F51116AGFK	R5F51116AGFK#3A	PLQP0064GA-A								
	R5F51116AGFL	R5F51116AGFL#3A	PLQP0048KB-A								
	R5F51116AGNE	R5F51116AGNE#UA	PWQN0048KB-A								
	R5F51115AGFM	R5F51115AGFM#3A	PLQP0064KB-A	128 Kbytes	16 Kbytes						
	R5F51115AGFK	R5F51115AGFK#3A	PLQP0064GA-A								
	R5F51115AGFL	R5F51115AGFL#3A	PLQP0048KB-A								
	R5F51115AGNE	R5F51115AGNE#UA	PWQN0048KB-A								
	R5F51114AGFM	R5F51114AGFM#3A	PLQP0064KB-A	96 Kbytes	10 Kbytes	8 Kbytes	32 MHz	-40 to +105°C			
	R5F51114AGFK	R5F51114AGFK#3A	PLQP0064GA-A								
	R5F51114AGFL	R5F51114AGFL#3A	PLQP0048KB-A								
	R5F51114AGNE	R5F51114AGNE#UA	PWQN0048KB-A								
	R5F51113AGFM	R5F51113AGFM#3A	PLQP0064KB-A	64 Kbytes	8 Kbytes	8 Kbytes	32 MHz	-40 to +105°C			
	R5F51113AGFK	R5F51113AGFK#3A	PLQP0064GA-A								
	R5F51113AGFL	R5F51113AGFL#3A	PLQP0048KB-A								
	R5F51113AGNE	R5F51113AGNE#UA	PWQN0048KB-A								
	R5F51113AGNF	R5F51113AGNF#UA	PWQN0040KC-A	32 Kbytes	8 Kbytes						
	R5F51111AGFM	R5F51111AGFM#3A	PLQP0064KB-A								
	R5F51111AGFK	R5F51111AGFK#3A	PLQP0064GA-A								
	R5F51111AGFL	R5F51111AGFL#3A	PLQP0048KB-A								
	R5F51111AGNE	R5F51111AGNE#UA	PWQN0048KB-A	16 Kbytes	8 Kbytes						
	R5F51111AGNF	R5F51111AGNF#UA	PWQN0040KC-A								
	R5F5111JAGFM	R5F5111JAGFM#3A	PLQP0064KB-A								
	R5F5111JAGFK	R5F5111JAGFK#3A	PLQP0064GA-A								
	R5F5111JAGFL	R5F5111JAGFL#3A	PLQP0048KB-A								
	R5F5111JAGNE	R5F5111JAGNE#UA	PWQN0048KB-A								
	R5F5111JAGNF	R5F5111JAGNF#UA	PWQN0040KC-A								

**Table 1.4 Pin Functions (2/3)**

Classifications	Pin Name	I/O	Description
Realtime clock	RTCOUT	Output	Output pin for the 1-Hz/64-Hz clock.
Serial communications interface (SClE)	• Asynchronous mode/clock synchronous mode		
	SCK1, SCK5	I/O	Input/output pins for the clock.
	RXD1, RXD5	Input	Input pins for received data.
	TXD1, TXD5	Output	Output pins for transmitted data.
	CTS1#, CTS5#	Input	Input pins for controlling the start of transmission and reception.
Serial communications interface (SClE)	RTS1#, RTS5#	Output	Output pins for controlling the start of transmission and reception.
	• Simple I <sup>2</sup> C mode		
	SSCL1, SSCL5	I/O	Input/output pins for the I <sup>2</sup> C clock.
	SSDA1, SSDA5	I/O	Input/output pins for the I <sup>2</sup> C data.
	• Simple SPI mode		
Serial communications interface (SClIf)	SCK1, SCK5	I/O	Input/output pins for the clock.
	SMISO1, SMISO5	I/O	Input/output pins for slave transmit data.
	SMOSI1, SMOSI5	I/O	Input/output pins for master transmit data.
	SS1#, SS5#	Input	Chip-select input pins.
	• Asynchronous mode/clock synchronous mode		
Serial communications interface (SClIf)	SCK12	I/O	Input/output pin for the clock.
	RXD12	Input	Input pin for receiving data.
	TXD12	Output	Output pin for transmitting data.
	CTS12#	Input	Input pin for controlling the start of transmission and reception.
	RTS12#	Output	Output pin for controlling the start of transmission and reception.
I <sup>2</sup> C bus interface	• Simple I <sup>2</sup> C mode		
	SSCL12	I/O	Input/output pin for the I <sup>2</sup> C clock.
	SSDA12	I/O	Input/output pin for the I <sup>2</sup> C data.
	• Simple SPI mode		
	SCK12	I/O	Input/output pin for the clock.
Serial peripheral interface	SMISO12	I/O	Input/output pin for slave transmit data.
	SMOSI12	I/O	Input/output pin for master transmit data.
	SS12#	Input	Chip-select input pin.
	• Extended serial mode		
	RXDX12	Input	Input pin for data reception by SClIf.
Serial peripheral interface	TXDX12	Output	Output pin for data transmission by SClIf.
	SIOX12	I/O	Input/output pin for data reception or transmission by SClIf.
	SCL0	I/O	Input/output pin for I <sup>2</sup> C bus interface clocks. Bus can be directly driven by the N-channel open drain output.
	SDA0	I/O	Input/output pin for I <sup>2</sup> C bus interface data. Bus can be directly driven by the N-channel open drain output.
	RSPCKA	I/O	Input/output pin for the RSPI clock.
Serial peripheral interface	MOSIA	I/O	Input/output pin for transmitting data from the RSPI master.
	MISOA	I/O	Input/output pin for transmitting data from the RSPI slave.
	SSLA0	I/O	Input/output pin to select the slave for the RSPI.
	SSLA1 to SSLA3	Output	Output pins to select the slave for the RSPI.

**Table 1.5 List of Pins and Pin Functions (64-Pin LFQFP/LQFP) (2/2)**

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, POE, RTC)	Communication (SClE, SClf, RSPI, IIC, USB)	Others
42		PA4	MTIC5U/MTCLKA/MTIOC2B	TXD5/SMOSI5/SSDA5/SSLA0	IRQ5
43		PA3	MTIOC0D/MTCLKD/ MTIOC1B/POE0#	RXD5/SMISO5/SSCL5/MISOA	IRQ6
44		PA1	MTIOC0B/MTCLKC/ RTCON	SCK5/SSLA2	
45		PA0	MTIOC4A	SSLA1	CACREF
46		PE5	MTIOC4C/MTIOC2B		IRQ5/AN013
47		PE4	MTIOC4D/MTIOC1A/ MTIOC3A	MOSIA	IRQ4/AN012
48		PE3	MTIOC0A/MTIOC1B/ MTIOC4B/POE8#	CTS12#/RTS12#/SS12#/RSPCKA	IRQ3/AN011
49		PE2	MTIOC4A	RXD12/RDXD12/SMISO12/SSCL12	IRQ7/AN010
50		PE1	MTIOC4C	TXD12/TDXD12/SIOX12/SMOSI12/ SSDA12	IRQ1/AN009
51		PE0	MTIOC2A/POE3#	SCK12	IRQ0/AN008
52		PE7			IRQ7/AN015
53		PE6			IRQ6/AN014
54		P46*2			AN006
55		P44*2			AN004
56		P43*2			AN003
57		P42*2			AN002
58		P41*2			AN001
59	VREFL0	PJ7*2			
60		P40*2			AN000
61	VREFH0	PJ6*2			
62	AVSS0				
63	AVCC0				
64		P05			DA1

Note 1. Not 5 V tolerant.

Note 2. The power source of the I/O buffer for these pins is AVCC0.

**Table 1.6 List of Pins and Pin Functions (64-Pin WFLGA) (1/2)**

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, POE, RTC)	Communication (SCl, SClf, RSPI, RIIC, USB)	Others
A1	AVSS0				
A2	AVCC0				
A3	VREFH0	PJ6*2			
A4	VREFL0	PJ7*2			
A5		P43*2			AN003
A6		P46*2			AN006
A7		PE2	MTIOC4A	RXD12/RDXD12/SMISO12/SSCL12	IRQ7/AN010
A8		PE3	MTIOC0A/MTIOC1B/ MTIOC4B/POE8#	CTS12#/RTS12#/SS12#/RSPCKA	IRQ3/AN011
B1	XCOUT				
B2		P03			DA0
B3		P40*2			AN000
B4		P42*2			AN002
B5		P44*2			AN004
B6		PE6			IRQ6/AN014
B7		PE1	MTIOC4C	TXD12/TDXD12/SIOX12/SMOSI12/ SSDA12	IRQ1/AN009
B8		PE4	MTIOC1A/MTIOC3A/ MTIOC4D	MOSIA	IRQ4/AN012
C1	XCIN	PH7			
C2		P05			DA1
C3		P27	MTIOC2B	SCK1/SCK12	IRQ3/CMPA2/CACREF/ ADTRG0#
C4		P41*2			AN001
C5		PE7			IRQ7/AN015
C6		PE5	MTIOC2B/MTIOC4C		IRQ5/AN013
C7		PA1	MTIOC0B/MTCLKC/ RTCOUT	SCK5/SSLA2	
C8		PA0	MTIOC4A	SSLA1	CACREF
D1	RES#				
D2		P30	MTIOC4B/POE8#	RXD1/SMISO1/SSCL1	IRQ0
D3		P26	MTIOC2A	TXD1/SMOSI1/SSDA1/ USB0_VBUSEN	
D4		PE0	MTIOC2A/POE3#	SCK12	IRQ0/AN008
D5		PA6	MTIC5V/MTIOC2A/MTCLKB/ POE2#	CTS5#/RTS5#/SS5#/SDA0/MOSIA	IRQ3
D6		PA4	MTIC5U/MTIOC2B/MTCLKA	TXD5/SMOSI5/SSDA5/SSLA0	IRQ5
D7		PA3	MTIOC0D/MTCLKD/ MTIOC1B/POE0#	RXD5/SMISO5/SSCL5/MISOA	IRQ6
D8	VSS				
E1	XTAL				
E2	MD				FINED
E3		P31	MTIOC4D	CTS1#/RTS1#/SS1#	IRQ1
E4		P55	MTIOC4D		
E5		PB3	MTIOC0A/MTIOC3B/ MTIOC4A/POE3#	USB0_OVRCURA	
E6		PB1	MTIOC0C/MTIOC4C		IRQ4
E7		PB0	MTIC5W/MTIOC0C/ RTCOUT	SCL0/RSPCKA	IRQ2/ADTRG0#
E8	VCC				
F1	EXTAL				

**Table 1.6 List of Pins and Pin Functions (64-Pin WFLGA) (2/2)**

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, POE, RTC)	Communication (SCLe, SCIf, RSPI, RIIC, USB)	Others
F2		P32	MTIOC0C/RTCOUT		IRQ2
F3	UPSEL	P35			NMI
F4	UB#	P14	MTIOC0A/MTIOC3A/MTCLKA	CTS1#/RTS1#/SS1#/TXD12/TXDX12/SIOX12/SMOSI12/SSDA12/SSLA0/USB0_OVRCURA	IRQ4
F5		P54	MTIOC4B		
F6		PC7	MTIOC3A/MTCLKB	TXD1/SMOSI1/SSDA1/MISOA/USB0_OVRCURB	CACREF
F7		PC4	MTCLKC/MTIOC3D/POE0#	SCK5/SSLA0/USB0_VBUSEN/USB0_VBUS*1	IRQ2/CLKOUT
F8		PB5	MTIOC1B/MTIOC2A/POE1#		
G1	VCL				
G2		P17	MTIOC0C/MTIOC3A/MTIOC3B/POE8#	SCK1/MISOA/SDA0/RXD12/RXDX12/SMISO12/SSCL12	IRQ7
G3		P16	MTIOC3C/MTIOC3D/RTCOUT	TXD1/SMOSI1/SSDA1/SCL0/MOSIA/USB0_VBUSEN/USB0_OVRCURB/USB0_VBUS	IRQ6/ADTRG0#
G4		P15	MTIOC0B/MTCLKB	RXD1/SMISO1/SSCL1/RSPCKA	IRQ5/CLKOUT
G5		PC6	MTIOC3C/MTCLKA	RXD1/SMISO1/SSCL1/MOSIA/USB0_EXICEN	
G6		PC5	MTIOC3B/MTCLKD	SCK1/RSPCKA/USB0_ID	
G7		PC3	MTIOC4D	TXD5/SMOSI5/SSDA5	
G8		PB6/PC0	MTIOC3D		
H1	VSS				
H2	VCC				
H3	VCC_USB				
H4				USB0_DM	
H5				USB0_DP	
H6	VSS_USB				
H7		PC2	MTIOC4B	RXD5/SMISO5/SSCL5/SSLA3	
H8		PB7/PC1	MTIOC3B		

Note 1. Not 5 V tolerant.

Note 2. The power source of the I/O buffer for these pins is AVCC0.

**Table 1.8 List of Pins and Pin Functions (40-Pin HWQFN) (1/2)**

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, POE, RTC)	Communication (SCl, SClf, RSPI, RIIC, USB)	Others
1		P27	MTIOC2B	SCK1/SCK12	IRQ3/CMPA2/CACREF/ADTRG0#
2		P26	MTIOC2A	TXD1/SMOSI1/SSDA1/USB0_VBUSEN	
3	MD				FINED
4	RES#				
5	UPSEL	P35			NMI
6	XTAL				
7	EXTAL				
8	VCL				
9	VSS				
10	VCC				
11		P32	MTIOC0C		IRQ2
12		P17	MTIOC0C/MTIOC3A/MTIOC3B/POE8#	SCK1/MISOA/SDA0/RXD12/RDXD12/SMISO12/SSCL12	IRQ7
13		P16	MTIOC3C/MTIOC3D	TXD1/SMOSI1/SSDA1/SCL0/MOSIA/USB0_VBUSEN/USB0_OVRCURB/USB0_VBUS	IRQ6/ADTRG0#
14		P15	MTIOC0B/MTCLKB	RXD1/SMISO1/SSCL1/RSPCKA	IRQ5/CLKOUT
15	UB#	P14	MTIOC0A/MTIOC3A/MTCLKA	CTS1#/RTS1#/SS1#/SSLA0/TXD12/TDXD12/SIOX12/SMOSI12/SSDA12/USB0_OVRCURA	IRQ4
16	VCC_USB				
17				USB0_DM	
18				USB0_DP	
19	VSS_USB				
20		PC4	MTIOC3D/MTCLKC/POE0#	SCK5/SSLA0/USB0_VBUS*1/USB0_VBUSEN	IRQ2/CLKOUT
21		PB3	MTIOC0A/MTIOC3B/MTIOC4A/POE3#	USB0_OVRCURA	
22	VCC				
23		PB0	MTIOC0C/MTIC5W	SCL0/RSPCKA	IRQ2/ADTRG0#
24	VSS				
25		PA6	MTIOC2A/MTIC5V/MTCLKB/POE2#	CTS5#/RTS5#/SS5#/SDA0/MOSIA	IRQ3
26		PA4	MTIOC2B/MTIC5U/MTCLKA	TxD5/SMOSI5/SSDA5/SSLA0	IRQ5
27		PA3	MTIOC0D/MTIOC1B/MTCLKD/POE0#	RxD5/SMISO5/SSCL5/MISOA	IRQ6
28		PA1	MTIOC0B/MTCLKC	SCK5/SSLA2	
29		PE4	MTIOC1A/MTIOC3A/MTIOC4D	MOSIA	IRQ4/AN012
30		PE3	MTIOC0A/MTIOC1B/MTIOC4B/POE8#	CTS12#/RTS12#/SS12#/RSPCKA	IRQ3/AN011
31		PE2	MTIOC4A	RXD12/RDXD12/SMISO12/SSCL12	IRQ7/AN010
32		PE1	MTIOC4C	TXD12/TDXD12/SIOX12/SMOSI12/SSDA12	IRQ1/AN009
33		PE0	MTIOC2A/POE3#	SCK12	IRQ0/AN008
34		P46*2			AN006
35		P42*2			AN002
36		P41*2			AN001
37	VREFL0	PJ7*2			
38	VREFH0	PJ6*2			
39	AVSS0				

**Table 1.8 List of Pins and Pin Functions (40-Pin HWQFN) (2/2)**

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, POE, RTC)	Communication (SCl, SClf, RSPI, RIIC, USB)	Others
40		AVCC0			

Note 1. Not 5 V tolerant.

Note 2. The power source of the I/O buffer for these pins is AVCC0.

**Table 4.1 List of I/O Registers (Address Order) (10/16)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States
0008 A025h	SCI1	Receive Data Register	RDR	8	8	2 or 3 PCLKB
0008 A026h	SCI1	Smart Card Mode Register	SCMR	8	8	2 or 3 PCLKB
0008 A027h	SCI1	Serial Extended Mode Register	SEMR	8	8	2 or 3 PCLKB
0008 A028h	SCI1	Noise Filter Setting Register	SNFR	8	8	2 or 3 PCLKB
0008 A029h	SCI1	I <sup>2</sup> C Mode Register 1	SIMR1	8	8	2 or 3 PCLKB
0008 A02Ah	SCI1	I <sup>2</sup> C Mode Register 2	SIMR2	8	8	2 or 3 PCLKB
0008 A02Bh	SCI1	I <sup>2</sup> C Mode Register 3	SIMR3	8	8	2 or 3 PCLKB
0008 A02Ch	SCI1	I <sup>2</sup> C Status Register	SISR	8	8	2 or 3 PCLKB
0008 A02Dh	SCI1	SPI Mode Register	SPMR	8	8	2 or 3 PCLKB
0008 A0A0h	SCI5	Serial Mode Register	SMR	8	8	2 or 3 PCLKB
0008 A0A1h	SCI5	Bit Rate Register	BRR	8	8	2 or 3 PCLKB
0008 A0A2h	SCI5	Serial Control Register	SCR	8	8	2 or 3 PCLKB
0008 A0A3h	SCI5	Transmit Data Register	TDR	8	8	2 or 3 PCLKB
0008 A0A4h	SCI5	Serial Status Register	SSR	8	8	2 or 3 PCLKB
0008 A0A5h	SCI5	Receive Data Register	RDR	8	8	2 or 3 PCLKB
0008 A0A6h	SCI5	Smart Card Mode Register	SCMR	8	8	2 or 3 PCLKB
0008 A0A7h	SCI5	Serial Extended Mode Register	SEMR	8	8	2 or 3 PCLKB
0008 A0A8h	SCI5	Noise Filter Setting Register	SNFR	8	8	2 or 3 PCLKB
0008 A0A9h	SCI5	I <sup>2</sup> C Mode Register 1	SIMR1	8	8	2 or 3 PCLKB
0008 A0AAh	SCI5	I <sup>2</sup> C Mode Register 2	SIMR2	8	8	2 or 3 PCLKB
0008 A0ABh	SCI5	I <sup>2</sup> C Mode Register 3	SIMR3	8	8	2 or 3 PCLKB
0008 A0ACh	SCI5	I <sup>2</sup> C Status Register	SISR	8	8	2 or 3 PCLKB
0008 A0ADh	SCI5	SPI Mode Register	SPMR	8	8	2 or 3 PCLKB
0008 B000h	CAC	CAC Control Register 0	CACR0	8	8	2 or 3 PCLKB
0008 B001h	CAC	CAC Control Register 1	CACR1	8	8	2 or 3 PCLKB
0008 B002h	CAC	CAC Control Register 2	CACR2	8	8	2 or 3 PCLKB
0008 B003h	CAC	CAC Interrupt Request Enable Register	CAICR	8	8	2 or 3 PCLKB
0008 B004h	CAC	CAC Status Register	CASTR	8	8	2 or 3 PCLKB
0008 B006h	CAC	CAC Upper-Limit Value Setting Register	CAULVR	16	16	2 or 3 PCLKB
0008 B008h	CAC	CAC Lower-Limit Value Setting Register	CALLVR	16	16	2 or 3 PCLKB
0008 B00Ah	CAC	CAC Counter Buffer Register	CACNTBR	16	16	2 or 3 PCLKB
0008 B080h	DOC	DOC Control Register	DOCR	8	8	2 or 3 PCLKB
0008 B082h	DOC	DOC Data Input Register	DODIR	16	16	2 or 3 PCLKB
0008 B084h	DOC	DOC Data Setting Register	DODSR	16	16	2 or 3 PCLKB
0008 B100h	ELC	Event Link Control Register	ELCR	8	8	2 or 3 PCLKB
0008 B102h	ELC	Event Link Setting Register 1	ELSR1	8	8	2 or 3 PCLKB
0008 B103h	ELC	Event Link Setting Register 2	ELSR2	8	8	2 or 3 PCLKB
0008 B104h	ELC	Event Link Setting Register 3	ELSR3	8	8	2 or 3 PCLKB
0008 B105h	ELC	Event Link Setting Register 4	ELSR4	8	8	2 or 3 PCLKB
0008 B108h	ELC	Event Link Setting Register 7	ELSR7	8	8	2 or 3 PCLKB
0008 B110h	ELC	Event Link Setting Register 15	ELSR15	8	8	2 or 3 PCLKB
0008 B111h	ELC	Event Link Setting Register 16	ELSR16	8	8	2 or 3 PCLKB
0008 B113h	ELC	Event Link Setting Register 18	ELSR18	8	8	2 or 3 PCLKB
0008 B115h	ELC	Event Link Setting Register 20	ELSR20	8	8	2 or 3 PCLKB
0008 B117h	ELC	Event Link Setting Register 22	ELSR22	8	8	2 or 3 PCLKB
0008 B119h	ELC	Event Link Setting Register 24	ELSR24	8	8	2 or 3 PCLKB
0008 B11Ah	ELC	Event Link Setting Register 25	ELSR25	8	8	2 or 3 PCLKB
0008 B11Fh	ELC	Event Link Option Setting Register A	ELOPA	8	8	2 or 3 PCLKB
0008 B120h	ELC	Event Link Option Setting Register B	ELOPB	8	8	2 or 3 PCLKB
0008 B121h	ELC	Event Link Option Setting Register C	ELOPC	8	8	2 or 3 PCLKB
0008 B123h	ELC	Port Group Setting Register 1	PGR1	8	8	2 or 3 PCLKB
0008 B125h	ELC	Port Group Control Register 1	PGC1	8	8	2 or 3 PCLKB

**Table 4.1 List of I/O Registers (Address Order) (11/16)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States
0008 B127h	ELC	Port Buffer Register 1	PDBF1	8	8	2 or 3 PCLKB
0008 B129h	ELC	Event Link Port Setting Register 0	PEL0	8	8	2 or 3 PCLKB
0008 B12Ah	ELC	Event Link Port Setting Register 1	PEL1	8	8	2 or 3 PCLKB
0008 B12Dh	ELC	Event Link Software Event Generation Register	ELSEGR	8	8	2 or 3 PCLKB
0008 B300h	SCI12	Serial Mode Register	SMR	8	8	2 or 3 PCLKB
0008 B301h	SCI12	Bit Rate Register	BRR	8	8	2 or 3 PCLKB
0008 B302h	SCI12	Serial Control Register	SCR	8	8	2 or 3 PCLKB
0008 B303h	SCI12	Transmit Data Register	TDR	8	8	2 or 3 PCLKB
0008 B304h	SCI12	Serial Status Register	SSR	8	8	2 or 3 PCLKB
0008 B305h	SCI12	Receive Data Register	RDR	8	8	2 or 3 PCLKB
0008 B306h	SCI12	Smart Card Mode Register	SCMR	8	8	2 or 3 PCLKB
0008 B307h	SCI12	Serial Extended Mode Register	SEMR	8	8	2 or 3 PCLKB
0008 B308h	SCI12	Noise Filter Setting Register	SNFR	8	8	2 or 3 PCLKB
0008 B309h	SCI12	I <sup>2</sup> C Mode Register 1	SIMR1	8	8	2 or 3 PCLKB
0008 B30Ah	SCI12	I <sup>2</sup> C Mode Register 2	SIMR2	8	8	2 or 3 PCLKB
0008 B30Bh	SCI12	I <sup>2</sup> C Mode Register 3	SIMR3	8	8	2 or 3 PCLKB
0008 B30Ch	SCI12	I <sup>2</sup> C Status Register	SISR	8	8	2 or 3 PCLKB
0008 B30Dh	SCI12	SPI Mode Register	SPMR	8	8	2 or 3 PCLKB
0008 B320h	SCI12	Extended Serial Mode Enable Register	ESMER	8	8	2 or 3 PCLKB
0008 B321h	SCI12	Control Register 0	CR0	8	8	2 or 3 PCLKB
0008 B322h	SCI12	Control Register 1	CR1	8	8	2 or 3 PCLKB
0008 B323h	SCI12	Control Register 2	CR2	8	8	2 or 3 PCLKB
0008 B324h	SCI12	Control Register 3	CR3	8	8	2 or 3 PCLKB
0008 B325h	SCI12	Port Control Register	PCR	8	8	2 or 3 PCLKB
0008 B326h	SCI12	Interrupt Control Register	ICR	8	8	2 or 3 PCLKB
0008 B327h	SCI12	Status Register	STR	8	8	2 or 3 PCLKB
0008 B328h	SCI12	Status Clear Register	STCR	8	8	2 or 3 PCLKB
0008 B329h	SCI12	Control Field 0 Data Register	CF0DR	8	8	2 or 3 PCLKB
0008 B32Ah	SCI12	Control Field 0 Compare Enable Register	CF0CR	8	8	2 or 3 PCLKB
0008 B32Bh	SCI12	Control Field 0 Receive Data Register	CF0RR	8	8	2 or 3 PCLKB
0008 B32Ch	SCI12	Primary Control Field 1 Data Register	PCF1DR	8	8	2 or 3 PCLKB
0008 B32Dh	SCI12	Secondary Control Field 1 Data Register	SCF1DR	8	8	2 or 3 PCLKB
0008 B32Eh	SCI12	Control Field 1 Compare Enable Register	CF1CR	8	8	2 or 3 PCLKB
0008 B32Fh	SCI12	Control Field 1 Receive Data Register	CF1RR	8	8	2 or 3 PCLKB
0008 B330h	SCI12	Timer Control Register	TCR	8	8	2 or 3 PCLKB
0008 B331h	SCI12	Timer Mode Register	TMR	8	8	2 or 3 PCLKB
0008 B332h	SCI12	Timer Prescaler Register	TPRE	8	8	2 or 3 PCLKB
0008 B333h	SCI12	Timer Count Register	TCNT	8	8	2 or 3 PCLKB
0008 C000h	PORT0	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C001h	PORT1	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C002h	PORT2	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C003h	PORT3	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C004h	PORT4	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C005h	PORT5	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C00Ah	PORTA	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C00Bh	PORTB	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C00Ch	PORTC	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C00Eh	PORTE	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C012h	PORTJ	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C020h	PORT0	Port Output Data Register	PODR	8	8	2 or 3 PCLKB
0008 C021h	PORT1	Port Output Data Register	PODR	8	8	2 or 3 PCLKB
0008 C022h	PORT2	Port Output Data Register	PODR	8	8	2 or 3 PCLKB

**Table 5.14 DC Characteristics (12)**Conditions:  $0 \text{ V} \leq \text{VCC} = \text{VCC\_USB} \leq 3.6 \text{ V}$ ,  $\text{VSS} = \text{AVSS0} = \text{VSS\_USB} = 0 \text{ V}$ ,  $T_a = -40 \text{ to } +105^\circ\text{C}$ 

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Power-on VCC rising gradient	SrVCC	0.02	—	20	ms/V	
		0.02	—	2		
		0.02	—	—		

Note: When powering on AVCC0 and VCC, power them on at the same time or VCC first.

Note 1. When OFS1.(STUPLVD1REN, FASTSTUP) = 11b.


Note 2. When OFS1.(STUPLVD1REN, FASTSTUP) = 10b.

Note 3. When OFS1.STUPLVD1REN = 0.

Note 4. Turn on the power supply voltage according to the normal startup rising gradient because the register settings set by OFS1 are not read in boot mode.

**Table 5.15 DC Characteristics (13)**Conditions:  $1.8 \text{ V} \leq \text{VCC} = \text{VCC\_USB} \leq 3.6 \text{ V}$ ,  $1.8 \text{ V} \leq \text{AVSS0} \leq 3.6 \text{ V}$ ,  $\text{VSS} = \text{AVSS0} = \text{VSS\_USB} = 0 \text{ V}$ ,  $T_a = -40 \text{ to } +105^\circ\text{C}$ The ripple voltage must meet the allowable ripple frequency  $f_{r(\text{VCC})}$  within the range between the VCC upper limit (3.6 V) and lower limit (1.8 V).When VCC change exceeds  $\text{VCC} \pm 10\%$ , the allowable voltage change rising/falling gradient  $dt/d\text{VCC}$  must be met.

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Allowable ripple frequency	$f_r(\text{VCC})$	—	—	10	kHz	Figure 5.11 $V_r(\text{VCC}) \leq \text{VCC} \times 0.2$
		—	—	1	MHz	
		—	—	10	MHz	
Allowable voltage change rising/ falling gradient	$dt/d\text{VCC}$	1.0	—	—	ms/V	When $\text{VCC}$ change exceeds $\text{VCC} \pm 10\%$

**Figure 5.11 Ripple Waveform****Table 5.16 DC Characteristics (14)**Conditions:  $1.8 \text{ V} \leq \text{VCC} = \text{VCC\_USB} \leq 3.6 \text{ V}$ ,  $1.8 \text{ V} \leq \text{AVSS0} \leq 3.6 \text{ V}$ ,  $\text{VSS} = \text{AVSS0} = \text{VSS\_USB} = 0 \text{ V}$ ,  $T_a = -40 \text{ to } +105^\circ\text{C}$ 

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Permissible error of VCL pin external capacitance	$C_{\text{VCL}}$	1.4	4.7	7.0	$\mu\text{F}$	

Note: • The recommended capacitance is 4.7  $\mu\text{F}$ . Variations in connected capacitors should be within the above range.

**Table 5.18 Permissible Output Currents (2)**

Conditions:  $1.8 \text{ V} \leq \text{VCC} = \text{VCC\_USB} \leq 3.6 \text{ V}$ ,  $1.8 \text{ V} \leq \text{AVCC0} \leq 3.6 \text{ V}$ ,  $\text{VSS} = \text{AVSS0} = \text{VSS\_USB} = 0 \text{ V}$ ,  
 $T_a = -40 \text{ to } +105^\circ\text{C}$  (G version)

Item	Symbol	Max.	Unit
Permissible output low current (average value per pin)	$I_{OL}$	0.4	mA
Ports other than above		8.0	
Permissible output low current (maximum value per pin)	$I_{OL}$	0.4	mA
Ports other than above		8.0	
Permissible output low current	$\Sigma I_{OL}$	1.6	mA
Total of ports P40 to P44, P46, ports PJ6, PJ7		20	
Total of ports P03, P05, ports P26, P27, ports P30, P31		20	
Total of ports P14 to P17, port P32, ports P54, P55, ports PB0, PB1, PB3, PB5 to PB7, ports PC2 to PC7		20	
Total of ports PA0, PA1, PA3, PA4, PA6, ports PE0 to PE7		40	
Permissible output high current (average value per pin)	$I_{OH}$	-0.1	mA
Ports other than above		-4.0	
Permissible output high current (maximum value per pin)	$I_{OH}$	-0.1	mA
Ports other than above		-4.0	
Permissible output high current	$\Sigma I_{OH}$	-0.6	mA
Total of ports P40 to P44, P46, ports PJ6, PJ7		-10	
Total of ports P03, P05, ports P26, P27, ports P30, P31		-15	
Total of ports P14 to P17, port P32, ports P54, P55, ports PB0, PB1, PB3, PB5 to PB7, ports PC2 to PC7		-15	
Total of all output pins		-40	


Note: Do not exceed the permissible total supply current.

## 5.4 USB Characteristics

**Table 5.37 USB Characteristics (USB0\_DP and USB0\_DM Pin Characteristics)**

Conditions:  $3.0 \text{ V} \leq \text{VCC} = \text{VCC\_USB} \leq 3.6 \text{ V}$ ,  $3.0 \text{ V} \leq \text{AVSS0} \leq 3.6 \text{ V}$ ,  $\text{VSS} = \text{AVSS0} = \text{VSS\_USB} = 0 \text{ V}$ ,  $T_a = -40 \text{ to } +105^\circ\text{C}$

Item		Symbol	Min.	Max.	Unit	Test Conditions
Input characteristics	Input high level voltage	$V_{IH}$	2.0	—	V	USB0_DP – USB0_DM
	Input low level voltage	$V_{IL}$	—	0.8	V	
	Differential input sensitivity	$V_{DI}$	0.2	—	V	
	Differential common mode range	$V_{CM}$	0.8	2.5	V	
Output characteristics	Output high level voltage	$V_{OH}$	2.8	$\text{VCC\_USB}$	V	$I_{OH} = -200 \mu\text{A}$
	Output low level voltage	$V_{OL}$	0.0	0.3	V	$I_{OL} = 2 \text{ mA}$
	Cross-over voltage	$V_{CRS}$	1.3	2.0	V	Figure 5.54 Figure 5.55
	Rise time	$t_r$	4	20	ns	
			75	300		
	Fall time	$t_f$	4	20	ns	
			75	300		
Rise/fall time ratio	FS	$t_r/t_f$	90	111.11	%	$t_r/t_f$
	LS		80	125		
Output resistance		$Z_{DRV}$	28	44	$\Omega$	(Adjusting the resistance of external elements is not necessary.)
VBUS characteristics	VBUS input voltage		$\text{VCC} \times 0.8$	—	V	
	$V_{IL}$		—	$\text{VCC} \times 0.2$	V	
	VBUS (P16) input leakage current		$ I_{VBUSIN} $	10	$\mu\text{A}$	$\text{USB0\_VBUS} = 5.5\text{V}$
Pull-up, pull-down	Pull-down resistor		$R_{PD}$	14.25	$k\Omega$	
	Pull-up resistor		$R_{PUI}$	0.9	$k\Omega$	During idle state
	$R_{PUA}$		1.425	3.09	$k\Omega$	During reception
Battery Charging Specification Ver 1.2	USB0_DP sink current		$I_{DP\_SINK}$	25	$\mu\text{A}$	
	USB0_DM sink current		$I_{DM\_SINK}$	25	$\mu\text{A}$	
	DCD source current		$I_{DP\_SRC}$	7	$\mu\text{A}$	
	Data detection voltage		$V_{DAT\_REF}$	0.25	0.4	V
	USB0_DP source current		$V_{DP\_SRC}$	0.5	0.7	V
	USB0_DM source current		$V_{DM\_SRC}$	0.5	0.7	V



**Figure 5.54 USB0\_DP and USB0\_DM Output Timing**

## 5.6 D/A Conversion Characteristics

**Table 5.43 D/A Conversion Characteristics**

Conditions:  $1.8 \text{ V} \leq \text{VCC} = \text{VCC\_USB} \leq 3.6 \text{ V}$ ,  $1.8 \text{ V} \leq \text{AVCC0} \leq 3.6 \text{ V}$ ,  $\text{VSS} = \text{AVSS0} = \text{VSS\_USB} = 0 \text{ V}$ ,  $f_{\text{PCLKB}} \leq 32 \text{ MHz}$ ,  $T_a = -40 \text{ to } +105^\circ\text{C}$


Item		Min.	Typ.	Max.	Unit	Test Conditions	
Resolution		—	—	8	Bit		
Conversion time	VCC = 2.7 to 3.6 V	—	—	3.0	μs	35-pF capacitive load	
	VCC = 1.6 to 2.7 V	—	—	6.0			
Absolute accuracy		VCC = 2.4 to 3.6 V	—	—	±3.0	LSB	2-MΩ resistive load
		VCC = 1.8 to 2.4 V	—	—	±3.5		
		VCC = 2.4 to 3.6 V	—	—	±2.0	LSB	4-MΩ resistive load
		VCC = 1.8 to 2.4 V	—	—	±2.5		
RO output resistance		—	6.4	—	kΩ		

## 5.7 Temperature Sensor Characteristics


**Table 5.44 Temperature Sensor Characteristics**

Conditions:  $2.0 \text{ V} \leq \text{VCC} = \text{VCC\_USB} \leq 3.6 \text{ V}$ ,  $2.0 \text{ V} \leq \text{AVCC0} \leq 3.6 \text{ V}$ ,  $\text{VSS} = \text{AVSS0} = \text{VSS\_USB} = 0 \text{ V}$ ,  $T_a = -40 \text{ to } +105^\circ\text{C}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Relative accuracy	—	—	±1.5	—	°C	2.4 V or above	
		—	±2.0	—		Below 2.4 V	
Temperature slope		—	—	-3.65	—	mV/°C	
Output voltage (at 25°C)		—	—	1.05	—	V	
Temperature sensor start time		t <sub>START</sub>	—	—	5	μs	
Sampling time		—	5	—	—	μs	



**Figure 5.58** Voltage Detection Reset Timing




**Figure 5.59** Power-On Reset Timing

## 5.9 Oscillation Stop Detection Timing

**Table 5.47 Oscillation Stop Detection Circuit Characteristics**

Conditions:  $1.8 \text{ V} \leq \text{VCC} = \text{VCC\_USB} \leq 3.6 \text{ V}$ ,  $1.8 \text{ V} \leq \text{AVSS0} \leq 3.6 \text{ V}$ ,  $\text{VSS} = \text{AVSS0} = \text{VSS\_USB} = 0 \text{ V}$ ,  $T_a = -40 \text{ to } +105^\circ\text{C}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Detection time	$t_{dr}$	—	—	1	ms	Figure 5.62



**Figure 5.62 Oscillation Stop Detection Timing**

**Table 5.50 ROM (Flash Memory for Code Storage) Characteristics (3)**Middle-speed operating mode Conditions:  $1.8 \text{ V} \leq \text{VCC} \leq 3.6 \text{ V}$ ,  $1.8 \text{ V} \leq \text{AVSS0} \leq 3.6 \text{ V}$ ,  $\text{VSS} = \text{AVSS0} = \text{VSS\_USB} = 0 \text{ V}$ Temperature range for the programming/erasure operation:  $T_a = -40 \text{ to } +85^\circ\text{C}$ 

Item	Symbol	FCLK = 1 MHz			FCLK = 8 MHz			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
Programming time	t <sub>P4</sub>	—	143	1330	—	96.8	932	μs
Erasure time	1-Kbyte	t <sub>E1K</sub>	—	8.3	269	—	5.85	219
	256-Kbyte	t <sub>E256K</sub>	—	407	928	—	93	520
Blank check time	4-byte	t <sub>BC4</sub>	—	—	78	—	—	50
	1-Kbyte	t <sub>BC1K</sub>	—	—	1.61	—	—	0.369
Erase operation forcible stop time	t <sub>SED</sub>	—	—	33.6	—	—	25.6	μs
Start-up area switching setting time	t <sub>SAS</sub>	—	13.2	549	—	7.6	445	ms
Access window time	t <sub>AWS</sub>	—	13.2	549	—	7.6	445	ms
ROM mode transition wait time 1	t <sub>DIS</sub>	2	—	—	2	—	—	μs
ROM mode transition wait time 2	t <sub>MS</sub>	3	—	—	3	—	—	μs

Note: • Does not include the time until each operation of the flash memory is started after instructions are executed by software.

Note: • The lower-limit frequency of FCLK is 1 MHz during programming or erasing of the flash memory. When using FCLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: • The frequency accuracy of FCLK should be ±3.5%. Confirm the frequency accuracy of the clock source.




Figure D 48-Pin LFQFP (PLQP0048KB-A)

REVISION HISTORY		RX111 Group Datasheet
------------------	--	-----------------------

Rev.	Date	Description	
		Page	Summary
0.60	Apr 15, 2013	—	First edition, issued
0.90	May 15, 2013	Features	
		1	Changed
		1. Overview	
		2 to 4	Table 1.1 Outline of Specifications changed
		10 to 12	Table 1.4 Pin Functions changed
		13	Figure 1.3 Pin Assignments of the 64-Pin LQFP changed
		14	Figure 1.4 Pin Assignments of the 64-Pin WFLGA changed
		15	Figure 1.5 Pin Assignments of the 48-Pin LQFP/HWQFN changed
		18, 19	Table 1.5 List of Pins and Pin Functions (64-Pin LQFP) changed, Note 1 added
		20, 21	Table 1.6 List of Pins and Pin Functions (64-Pin WFLGA) changed, Note 1 added
		22, 23	Table 1.7 List of Pins and Pin Functions (48-Pin LQFP/HWQFN) changed, Note 1 added
		24, 25	Table 1.8 List of Pins and Pin Functions (40-Pin HWQFN) changed, Note 1 added
		26	Table 1.9 List of Pins and Pin Functions (36-Pin WFLGA) changed, Note 1 added
		4. I/O Registers	
		33 to 48	Table 5.1 List of I/O Registers (Address Order) changed
1.00	Jun 19, 2013	1. Overview	
		9	Figure 1.2 Block Diagram changed
		20, 21	Table 1.6 List of Pins and Pin Functions (64-Pin WFLGA) changed
		26	Table 1.9 List of Pins and Pin Functions (36-Pin WFLGA) changed
		4. I/O Registers	
		33 to 48	Table 4.1 List of I/O Registers (Address Order) changed
		5. Electrical Characteristics	
		49 to 99	Added
1.20	Sep 29, 2014	1. Overview	
		2 to 4	Table 1.1 Outline of Specifications: ROM capacity and RAM capacity changed, Unique ID added
		6, 7	Table 1.3 List of Products, changed
		8	Figure 1.1 How to Read the Product Part No., Memory Capacity, and Package Type, changed
		9	Figure 1.2 Block Diagram changed
		10	Table 1.4 Pin Functions changed
		15	Figure 1.5 Pin Assignments of the 48-Pin LFQFP/HWQFN: Note added
		16	Figure 1.6 Pin Assignments of the 40-Pin HWQFN: Note added
		3. Address Space	
		30	Figure 3.1 Memory Map, changed
		4. I/O Registers	
		33 to 48	Table 4.1 List of I/O Registers (Address Order), changed
		5. Electrical Characteristics	
		49	Table 5.1 Absolute Maximum Ratings, Table 5.2 Recommended Operating Conditions, changed
		50	Table 5.3 DC Characteristics (1) and Table 5.4 DC Characteristics (2), changed
		51	Table 5.5 DC Characteristics (3), changed
		55, 56	Table 5.8 DC Characteristics (6), added
		56	Table 5.9 DC Characteristics (7), changed
		58	Table 5.10 DC Characteristics (8), added
		59	Table 5.13 DC Characteristics (11), changed
		61	Table 5.19 Output Values of Voltage (1) and Table 5.20 Output Values of Voltage (2), changed
		68	Table 5.22 Operation Frequency Value (Middle-Speed Operating Mode) changed, Note 4 added
		69	Table 5.24 Clock Timing, changed
		78	Table 5.32 Timing of On-Chip Peripheral Modules (1) changed
		81	Table 5.35 Timing of On-Chip Peripheral Modules (4), changed
		82	Table 5.36 Timing of On-Chip Peripheral Modules (5): Note 2 deleted
		83	Figure 5.37 SCK Clock Input Timing changed
		84	Figure 5.38 SCI Input/Output Timing: Clock Synchronous Mode changed

## **General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products**

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

### **1. Handling of Unused Pins**

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

- ¾ The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

### **2. Processing at Power-on**

The state of the product is undefined at the moment when power is supplied.

- ¾ The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.  
In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.  
In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

### **3. Prohibition of Access to Reserved Addresses**

Access to reserved addresses is prohibited.

- ¾ The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

### **4. Clock Signals**

After applying a reset, only release the reset line after the operating clock signal has become stable.

When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- ¾ When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

### **5. Differences between Products**

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

- ¾ The characteristics of Microprocessing unit or Microcontroller unit products in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.