E·XF Renesas Electronics America Inc - <u>R5S72670W144FP#V0 Datasheet</u>



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	SH2A-FPU
Core Size	32-Bit Single-Core
Speed	144MHz
Connectivity	EBI/EMI, I ² C, IEBus, SCI, SIO, SPI, USB
Peripherals	DMA, POR, PWM, WDT
Number of I/O	104
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	1.5M x 8
Voltage - Supply (Vcc/Vdd)	1.15V ~ 3.6V
Data Converters	A/D 6x10b
Oscillator Type	External
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LFQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5s72670w144fp-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 1.2 (2) Pin Assignment for the SH7267 Group



Figure 9.33 Basic Access Timing for SRAM with Byte Selection (BAS = 1)

No.	Condition	Description	Range	Note
[4]	WM in CSnWCR	This bit enables or disables external $\overline{\text{WAIT}}$ pin input for the memory types other than SDRAM. When this bit is cleared to 0 (external $\overline{\text{WAIT}}$ enabled), one idle cycle is inserted to check the external $\overline{\text{WAIT}}$ pin input after the access is completed. When this bit is set to 1 (disabled), no idle cycle is generated.	0 or 1	
[5]	Read data transfer cycle	One idle cycle is inserted after a read access is completed. This idle cycle is not generated for the first or middle cycles in divided access cycles. This is neither generated when the HW[1:0] bits in CSnWCR are not B'00.	0 or 1	One idle cycle is always generated after a read cycle with SDRAM or PCMCIA interface.
[6]	Internal bus idle cycles, etc.	External bus access requests from the CPU or the direct memory access controller and their results are passed through the internal bus. The external bus enters idle state during internal bus idle cycles or while a bus other than the external bus is being accessed. This condition is not effective for divided access cycles, which are generated by the bus state controller when the access size is larger than the external data bus width.	0 or larger	The number of internal bus idle cycles may not become 0 depending on the l ϕ :B ϕ clock ratio. Tables 9.17 and 9.18 show the relationship between the clock ratio and the minimum number of internal bus idle cycles.

(3) On-Chip Peripheral Module Request

In this mode, the transfer is performed in response to the DMA transfer request signal from an onchip peripheral module.

Table 10.7 lists the DMA transfer request signals sent from on-chip peripheral modules to this module.

If DMA transfer is enabled (DE = 1, DME = 1, TEMASK = 0 or 1 (TE = 0 when TEMASK = 0), AE = 0, and NMIF = 0) in on-chip peripheral module request mode, DMA transfer is started by a transfer request signal.

In on-chip peripheral module request mode, there are cases where transfer source or destination is fixed. For details, see table 10.7.

CHCR	DMA	RS	DMA Transfer				
RS[3:0]	MID	RID	Request Source	DMA Transfer Request Signal	Transfer Source	Transfer Destination	Bus Mode
1001	Any	Any	Controller area network Channel 0	RM0 (reception end)	MB0	Any	Cycle steal
1010	Any	Any	Controller area network Channel 1	RM0 (reception end)	MB0	Any	-
1000	000000	11	USB 2.0 host/function	USB_DMA0 (receive FIFO in channel 0 full)	D0FIFO	Any	
			module	USB_DMA0 (transmit FIFO in channel 0 empty)	Any	D0FIFO	-
	000001	11	-	USB_DMA1 (receive FIFO in channel 1 full)	D1FIFO	Any	
				USB_DMA1 (transmit FIFO in channel 1 empty)	Any	D1FIFO	-

Table 10.7 Selecting On-Chip Peripheral Module Request Modes with RS3 to RS0 Bits

SH7266 Group, SH7267 Group

Item	Channel 0	Channel 1	Channel 2	Channel 3	Channel 4	
Phase counting mode	_	\checkmark	\checkmark	_	_	
Buffer operation	\checkmark	_	_	\checkmark		
Activation of direct memory access controller	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture and TCNT overflow or underflow	
A/D converter start trigger	TGRA_0 compare match or input capture TGRE_0 compare match	TGRA_1 compare match or input capture	TGRA_2 compare match or input capture	TGRA_3 compare match or input capture	TGRA_4 compare match or input capture TCNT_4 underflow (trough) in complementary PWM mode	
Interrupt sources	7 sources	4 sources	4 sources	5 sources	5 sources	
	 Compare match or input capture 0A Compare match or input capture 0B Compare match or input capture 0C Compare match or input capture 0D Compare match or Compare match 0E Compare match 0E 	 Compare match or input capture 1A Compare match or input capture 1B Overflow Underflow 	 Compare match or input capture 2A Compare match or input capture 2B Overflow Underflow 	 Compare match or input capture 3A Compare match or input capture 3B Compare match or input capture 3C Compare match or input capture 3D Overflow 	 Compare match or input capture 4A Compare match or input capture 4B Compare match or input capture 4C Compare match or input capture 4D Overflow or underflow 	

Description

Table 11.16 TIORL_3 (Channel 3)

					Description
Bit 7 IOD3	Bit 6 IOD2	Bit 5 IOD1	Bit 4 IOD0	TGRD_3 Function	TIOC3D Pin Function
0	0	0	0	Output	Output retained*1
			1	compare	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	-	Initial output is 0
					Toggle output at compare match
	1	0	0	-	Output retained
			1	-	Initial output is 1
					0 output at compare match
		1	0	-	Initial output is 1
				_	1 output at compare match
			1	-	Initial output is 1
					Toggle output at compare match
1	Х	0	0	Input capture	Input capture at rising edge
		-	1	register*	Input capture at falling edge
		1	Х	_	Input capture at both edges
FL	17				

[Legend]

X: Don't care

Notes: 1. After power-on reset, 0 is output until TIOR is set.

2. When the BFB bit in TMDR_3 is set to 1 and TGRD_3 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 11.17 TIORH_4 (Channel 4)

					Description
Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_4 Function	TIOC4B Pin Function
0	0	0	0	Output	Output retained*
			1	compare	Initial output is 0
				register	0 output at compare match
		1	0	-	Initial output is 0
					1 output at compare match
			1	-	Initial output is 0
-					Toggle output at compare match
	1	0	0		Output retained
			1	-	Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1	-	Initial output is 1
					Toggle output at compare match
1	Х	0	0	Input capture	Input capture at rising edge
			1	register	Input capture at falling edge
		1	Х	-	Input capture at both edges
	41				

[Legend]

Х: Don't care

Note: * After power-on reset, 0 is output until TIOR is set.

11.3.13 Timer Start Register (TSTR)

TSTR is an 8-bit readable/writable register that selects operation/stoppage of TCNT for channels 0 to 4.

When setting the operating mode in TMDR or setting the count clock in TCR, first stop the TCNT counter.

Bit:	7	6	5	4	3	2	1	0
	CST4	CST3	-	-	-	CST2	CST1	CST0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R	R	R	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7	CST4	0	R/W	Counter Start 4 and 3
6	CST3	0	R/W	These bits select operation or stoppage for TCNT.
				If 0 is written to the CST bit during operation with the TIOC pin designated for output, the counter stops but the TIOC pin output compare output level is retained. If TIOR is written to when the CST bit is cleared to 0, the pin output level will be changed to the set initial output value.
				0: TCNT_4 and TCNT_3 count operation is stopped
				1: TCNT_4 and TCNT_3 performs count operation
5 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2	CST2	0	R/W	Counter Start 2 to 0
1	CST1	0	R/W	These bits select operation or stoppage for TCNT.
0	CST0	0	R/W	If 0 is written to the CST bit during operation with the TIOC pin designated for output, the counter stops but the TIOC pin output compare output level is retained. If TIOR is written to when the CST bit is cleared to 0, the pin output level will be changed to the set initial output value.
				0: TCNT_2 to TCNT_0 count operation is stopped
				1: TCNT_2 to TCNT_0 performs count operation



Figure 11.45 Example of Initial Output in Complementary PWM Mode (2)



CKS4	CKS3	CKS2	Time for Monitoring SCL
0	0	0	9 tpcyc*
		1	21 tpcyc*
	1	0	39 tpcyc*
		1	87 tpcyc*
1	0	0	79 tpcyc*
		1	175 tpcyc*
	1	0	159 tpcyc*
		1	351 tpcyc*

Table 18.5Time for Monitoring SCL

Note: * tpcyc indicates the frequency of the peripheral clock ($P\phi$).

18.7 Usage Notes

18.7.1 Note on Setting for Multi-Master Operation

In multi-master operation, when the transfer rate setting for this module (ICCR1.CKS[3:0]) makes this LSI slower than the other masters, pulse cycles with an unexpected length will infrequently be output on SCL.

Be sure to specify a transfer rate that is at least 1/1.8 of the fastest transfer rate among the other masters.

18.7.2 Note on Master Receive Mode

Reading ICDRR around the falling edge of the 8th clock might fail to fetch the receive data.

In addition, when RCVD is set to 1 around the falling edge of the 8th clock and the receive buffer full, a stop condition may not be issued.

Use either 1 or 2 below as a measure against the situations above.

- 1. In master receive mode, read ICDRR before the rising edge of the 8th clock.
- 2. In master receive mode, set the RCVD bit to 1 so that transfer proceeds in byte units.

19.4.3 Operation Modes

There are three modes of operation: configuration, enabled and disabled. Figure 19.19 shows how the module enters each of these modes.



Figure 19.19 Operation Modes

(1) Configuration Mode

This mode is entered after the module is released from reset. All required configuration fields in the control register should be defined in this mode, before this module is enabled by setting the TEN and REN bits.

Setting the TEN and REN bits causes the module to enter the module enabled mode.

(2) Module Enabled Mode

Operation of the module in this mode is dependent on the operation mode selected. For details, refer to section 19.4.4, Transmit Operation and section 19.4.5, Receive Operation, below.

Bit	Bit Name	Initial Value	R/W	Description
8	RDREQ	0	R	Receive Data Transfer Request
				0: Indicates that the size of valid space in the receive FIFO is less than the size specified by the RFWM bit in SIFCTR.
				 Indicates that the size of valid space in the receive FIFO is equal to or greater than the size specified by the RFWM bit in SIFCTR.
				A receive data transfer request is issued when the valid space in the receive FIFO exceeds the size specified by the RFWM bit in SIFCTR.
				When receive data is transferred through the direct memory access controller, this bit is always cleared by an access of the direct memory access controller. If the condition for setting this bit is satisfied after the access of the direct memory access controller, this module again sets this bit to 1.
				• This bit is valid when the RXE bit in SICTR is 1.
				 If the size of valid space in the receive FIFO is less than the size specified by the RFWM bit in SIFCTR, this module clears this bit.
7 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4	FSERR	0	R/W	Frame Synchronization Error
				0: Indicates that no frame synchronization error occurs
				1: Indicates that a frame synchronization error occurs
				A frame synchronization error occurs when the next frame synchronization timing appears before the previous data transfer has been completed.
				If a frame synchronization error occurs, this module performs transmission or reception for slots that can be transferred.
				• This bit is valid when the TXE or RXE bit in SICTR is 1.
				• When this bit is set to 1, it is cleared to 0 by this module. Writing 0 to this bit is invalid.

22.3.1 IEBus Control Register (IECTR)

IECTR is used to control the operation of this module.

Bit:	7	6	5	4	3	2	1	0
	-	IOL	DEE	-	RE	-	-	-
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R	R/W	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	IOL	0	R/W	Input/Output Level
				Selects input/output pin level (polarity) for the IERxD and IETxD pins.
				0: Pin input/output is set to active low. (Logic 1 is low level and logic 0 is high level.)
				1: Pin input/output is set to active high. (Logic 1 is high level and logic 0 is low level.)
5	DEE	0	R/W	Broadcast Receive Error Interrupt Enable
				If this bit is set to 1, a reception error interrupt occurs when the receive buffer is not in the receive enabled state during broadcast reception (when the RE bit is not set to 1 or the RXBSY flag is set.). At this time, the master address is stored in IEBus reception master address register 1 and 2.
				While this bit is 0, a reception error interrupt does not occur when the receive buffer is not in the receive enabled state, and the reception stops and enters the wait state. The master address is not saved.
				0: A broadcast receive error is not generated up to the control field.
				1: A broadcast receive error is generated up to the control field.

22.3.12 IEBus Receive Message Length Register (IERBFL)

IERBFL indicates the message length field in slave/broadcast reception. This register is enabled when slave/broadcast receive starts, and the contents are changed at the time of setting the RXS flag in IERSR.

This register cannot be modified.



Bit	Bit Name	Initial Value	R/W	Description
7 to 0	RBFL	All 0	R	IEBus Receive Message Length
				Indicates the contents of the message length field in slave/broadcast reception.

22.3.13 IEBus Lock Address Register 1 (IELA1)

IELA1 specifies the lower eight bits of a locked address when a unit is locked.

Bit:	7	6	5	4	3	2	1	0
				IL/	AL8			
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	ILAL8	All 0	R	Lower Eight Bits of IEBus Lock Address
				Indicates the lower eight bits of the master unit address when a unit is locked. These bits are valid only when the LCK bit in IEFLG is set.

24.3.7 HEAD20 to HEAD22 Representation Control Register (CROMCTL5)

The HEAD20 to HEAD22 representation control register (CROMCTL5) specifies the representation mode for HEAD20 to HEAD22.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	MSF_ LBA_SEL
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W							

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 1	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value should always be 0.
0	MSF_LBA_	0	R/W	HEAD20 to HEAD22 Representation Mode
	SEL			0: Header MSF is represented in BCD (decimal) as is
				1: Total sector number is represented in HEX (hexadecimal)

(3) **BEMP Interrupt**

On generating the BEMP interrupt for the pipe whose PID bits are set to BUF, this module sets the corresponding PIPEBEMP bit in BEMPSTS to 1. If the corresponding bit in BEMPENB is set to 1, this module sets the BEMP bit in INTSTS0 to 1, allowing the USB interrupt to be generated.

The following describes the conditions on which this module generates the internal BEMP interrupt request.

- (a) For the pipe in the transmitting direction, when the FIFO buffer of the corresponding pipe is empty on completion of transmission (including zero-length packet transmission). In single buffer mode, the internal BEMP interrupt request is generated simultaneously with the BRDY interrupt for the pipe other than DCP. However, the internal BEMP interrupt request is not generated on any of the following conditions.
 - When writing data to the FIFO buffer of the CPU has already been started on completion of transmitting data of one plane in double buffer mode.
 - When the buffer is cleared (emptied) by setting the ACLRM or BCLR bit to 1.
 - When IN transfer (zero-length packet transmission) is performed during the control transfer status stage in function controller mode.
- (b) For the pipe in the receiving direction:

When the successfully-received data packet size exceeds the specified maximum packet size. In this case, this module generates the BEMP interrupt request, setting the corresponding PIPEBEMP bit to 1, and discards the received data and modifies the setting of the PID bits of the corresponding pipe to STALL (11).

Here, this module returns no response when used as the host controller, and returns STALL response when used as the function controller.

However, the internal BEMP interrupt request is not generated on any of the following conditions.

- When a CRC error or bit stuffing error is detected in the received data.
- When a setup transaction is being performed. Writing 0 to the PIPEBEMP bit clears the status; writing 1 to the PIPEBEMP bit has no effect.

33.2.1 Standby Control Register 1 (STBCR1)

STBCR1 is an 8-bit readable/writable register that specifies the state of the power-down mode.

Note: When writing to this register, see section 33.4, Usage Notes.

Bit:	7	6	5	4	3	2	1	0
	STBY	DEEP	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R	R	R	R	R	R

		Initial		
Bit	Bit Name	Value	R/W	Description
7	STBY	0	R/W	Software Standby, Deep Standby
6	DEEP	0	R/W	Specifies transition to software standby mode or deep standby mode.
				0x: Executing SLEEP instruction puts chip into sleep mode.
				 Executing SLEEP instruction puts chip into software standby mode.
				11: Executing SLEEP instruction puts chip into deep standby mode.
5 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
[Legend]				

x: Don't care

		Bit:	7	6	5	4	3	2	1	0	_
		L	-	-	VRA ME5	VRA ME4	VRA ME3	VRA ME2	VRA ME1	VRA ME0	
		Initial value:	1	1	1	1	1	1	1	1	
		R/W:	R	R	R/W	R/W	R/W	R/W	R/W	R/W	
		Initial									
Bit	Bit Name	Value		R/W	Des	script	ion				
7, 6		All 1		R	Res	served	t				
					The sho	ese bit ould al	ts are ways	alway: be 1.	s read	d as 1	. The write value
5	VRAME5	1		R/W	RA cap	RAM Enable 5 (corresponding area: page 5* in large- capacity on-chip RAM)					
					0: A	Acces	s to pa	ige 5 i	s disa	abled.	
					1: A	Acces	s to pa	ige 5 i	s ena	bled.	
4	VRAME4	1		R/W	RAM Enable 4 (corresponding area: page 4* in large- capacity on-chip RAM)						
					0: A	Acces	s to pa	ige 4 i	s disa	abled.	
					1: A	Acces	s to pa	ige 4 i	s ena	bled.	
3	VRAME3	1		R/W	RA cap	M Ena	able 3 on-chi	(corre p RAN	spon V)	ding a	rea: page 3* in large-
					0: A	Acces	s to pa	ige 3 i	s disa	abled.	
					1: A	Acces	s to pa	ige 3 i	s ena	bled.	
2	VRAME2	1		R/W	RA cap	M Ena	able 2 on-chi	(corre p RAN	spono N	ding a	rea: page 2* in large-
					0: A	Acces	s to pa	ige 2 i	s disa	abled.	
					1: A	Acces	s to pa	ige 2 i	s ena	bled.	
1	VRAME1	1		R/W	RA cap	M Ena	able 1 on-chi	(corre p RAN	spono N	ding a	rea: page 1* in large-
					0: A	Acces	s to pa	ige 1 i	s disa	abled.	
					1: A	Acces	s to pa	ige 1 i	s ena	bled.	
0	VRAME0	1		R/W	RA cap	M Ena	able 0 on-chi	(corre p RAN	spono M)	ding a	rea: page 0* in large-
					0: A	Acces	s to pa	ige 0 i	s disa	abled.	
					1: A	Acces	s to pa	ige 0 i	s ena	bled.	

Note: * For addresses in each page, see section 31, On-Chip RAM.

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Renesas	TDAD	_						_	_
SPDIF			[]						
Internace									
	RDAD	_	[]					_	
	ĺ		ĺ						
	l								
CD-ROM	CROMEN	SUBC_EN	CROM_EN	CROM_STP	_		_	_	_
decoder	CROMSY0	SY_AUT	SY_IEN	SY_DEN				_	_
	CROMCTL0	MD_DESC		MD_AUTO	MD_AUTOS1	MD_AUTOS2	MD_SEC[2]	MD_SEC[1]	MD_SEC[0]
	CROMCTL1	M2F2EDC	MD_DEC[2]	MD_DEC[1]	MD_DEC[0]			MD_	MD_
			ļ]					PQREP[1]	PQREP[0]
	CROMCTL3	STP_ECC	STP_EDC	—	STP_MD	STP_MIN	—	—	—
	CROMCTL4		LINK2	—	EROSEL	NO_ECC	—	_	—
	CROMCTL5	—	—		—	—	—	_	MSF_LBA_ SEL
	CROMST0			ST_SYIL	ST_SYNO	ST_BLKS	ST_BLKL	ST_SECS	ST_SECL
	CROMST1	_		_	_	ER2_HEAD0	ER2_HEAD1	ER2_HEAD2	ER2_HEAD3
	CROMST3	ER2_SHEAD0	ER2_SHEAD1	ER2_SHEAD2	ER2_SHEAD3	ER2_SHEAD4	ER2_SHEAD5	ER2_SHEAD6	ER2_SHEAD7
	CROMST4	NG_MD	NG_MDCMP1	NG_MDCMP2	NG_MDCMP3	NG_MDCMP4	NG_MDDEF	NG_MDTIM1	NG_MDTIM2
	CROMST5	ST_AMD[2]	ST_AMD[1]	ST_AMD[0]	ST_MDX	LINK_ON	LINK_DET	LINK_SDET	LINK_OUT1
	CROMST6	ST_ERR		ST_ECCABT	ST_ECCNG	ST_ECCP	ST_ECCQ	ST_EDC1	ST_EDC2
	CBUFST0	BUF_REF	BUF_ACT						
	CBUFST1	BUF_ECC	BUF_EDC		BUF_MD	BUF_MIN		_	
	CBUFST2	BUF_NG							
	HEAD00	HEAD00[7]	HEAD00[6]	HEAD00[5]	HEAD00[4]	HEAD00[3]	HEAD00[2]	HEAD00[1]	HEAD00[0]
	HEAD01	HEAD01[7]	HEAD01[6]	HEAD01[5]	HEAD01[4]	HEAD01[3]	HEAD01[2]	HEAD01[1]	HEAD01[0]
	HEAD02	HEAD02[7]	HEAD02[6]	HEAD02[5]	HEAD02[4]	HEAD02[3]	HEAD02[2]	HEAD02[1]	HEAD02[0]
	HEAD03	HEAD03[7]	HEAD03[6]	HEAD03[5]	HEAD03[4]	HEAD03[3]	HEAD03[2]	HEAD03[1]	HEAD03[0]
	SHEAD00	SHEAD00[7]	SHEAD00[6]	SHEAD00[5]	SHEAD00[4]	SHEAD00[3]	SHEAD00[2]	SHEAD00[1]	SHEAD00[0]
	SHEAD01	SHEAD01[7]	SHEAD01[6]	SHEAD01[5]	SHEAD01[4]	SHEAD01[3]	SHEAD01[2]	SHEAD01[1]	SHEAD01[0]

38.3 Handling of Pins in Deep Standby Mode

How pins are to be handled in deep standby mode is indicated below.

For the states of pins in deep standby mode, refer to the corresponding items under section, 38.1, Pin States. Handling of unused pins as described under section 38.2, Treatment of Unused Pins, also applies in deep standby mode.

Table 38.5	Handling	of Pins	in Deep	Standby	Mode
				•	

Pin	Handling
1.2-V power (Vcc, PLLVcc, USBDVcc, USBUVcc, USBAVcc)	Supply power at 1.2 V
3.3-V power (PVcc, AVcc, USBDPVcc, USBAPVcc)	Supply power at 3.3 V
Ground (Vss, PLLVss, USBDVss, USBUVss, USBAVss, AVss, USBDPVss, USBAPVss)	Connect to ground
VBUS	Fix the level on this pin (pull it up or down, or connect it to the power-supply or ground level) or open circuit. However, note that current as indicated in table 37.2, DC Characteristics (2) [Current Consumption] will be drawn by the pin fixed to the high level.
REFRIN	Connect this pin to USBAPVss via a 5.6 k $\Omega\pm$ 1 % resistor
AVref	Fix the level on this pin (from 3.0 V to AVcc)
EXTAL, RTC_X1, AUDIO_X1, USB_X1	Connect the pins to the crystal oscillator or the clock-input signal, or to a fixed level (pull them up or down, or connect them to the power-supply or ground level)
XTAL, RTC_X2, AUDIO_X2, USB_X2	Connect the pins to the crystal oscillator or open circuit
Dedicated input pins other than those listed above	Fix the level on the pins (pull them up or down, or connect them to the power-supply or ground level).
Input/output pins (other than those listed above) in the input state	Fix the level on the pins (pull them up or down).
Input/output pins (other than those listed above) in the high-impedance state	Fix the level on the pins (pull them up or down) or open circuit.