

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Discontinued at Digi-Key
Core Processor	Z8
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	-
Number of I/O	32
Program Memory Size	8KB (8K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	236 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e2304vsc00tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIN DESCRIPTION

Standard Mode




Figure 2. 40-Pin DIP Pin Configuration

Table 1. 40-Pin DIP Configuration

Pin #	Symbol	Function	Direction
1	V _{CC}	Power Supply	Input
2	XTAL2	Crystal, Oscillator Clock	Output
3	XTAL1	Crystal, Oscillator Clock	Input
4	P37	Port 3, Pin 7	Output
5	P30	Port 3, Pin 0	Input
6	RESET	Reset	Input
7	*NC	No Connection	
8	*NC	No Connection	
9	GND†	Ground	Input
10	P35	Port 3, Pin 5	Output
11	GND	Ground	Input
12	P32	Port 3, Pin 2	Input
13-20	P00-P07	Port 0, Pins 0,1,2,3,4,5,6,7	In/Output
21-28	P10-P17	Port 1, Pins 0,1,2,3,4,5,6,7	In/Output
29	P34	Port 3, Pin 4	Output
30	P33	Port 3, Pin 3	Input
31-38	P20-P27	Port 2, Pins 0,1,2,3,4,5,6,7	In/Output
39	P31	Port 3, Pin 1	Input
40	P36	Port 3, Pin 6	Output

Note:

^{*}Pins 7 and 8 are used for testing purposes. The customer must use these pins as "floaters."

[†]To avoid System ESD failure in Standard Mode, Pin 9 must be grounded.

DC CHARACTERISTICS

 $V_{CC} = 4.5V \text{ to } 5.5V @ 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$

Sym	Parameter	Min	Max	Тур*	Unit	Condition
V _{CH}	Clock Input High Voltage	3.8	V _{CC}		V	Driven by External Clock Generator
V _{CL}	Clock Input Low Voltage	-0.3	0.8		V	Driven by External Clock Generator
V _{IH}	Input High Voltage	2.0	V _{CC}		V	
V _{IL}	Input Low Voltage	-0.3	0.8		V	
V _{RH}	Reset Input High Voltage	3.8	V _{CC}		V	
V _{RL}	Reset Input Low Voltage	-0.3	0.8		V	
V _{OH}	Output High Voltage	V _{CC} -0.4	·		V	$I_{OH} = -2 \text{ mA (Ports 2)}$ and 3 only.)
V _{OL1}	Output Low Voltage		0.4		V	I _{O L} = +4.0 mA
V _{OL2}	Output Voltage		0.8		V	I _{OL} = 10 mA (See Note 1 below.)
I _{IL}	Input Leakage	-3	3		μА	V _{IN} = 0V, 5.5V
l _{OL}	Output Leakage	-3	3		μА	V _{IN} = 0V, 5.5V
I _{AL}	Auto Latch Current	-15	15		μА	0 <v<sub>IN<v<sub>CC</v<sub></v<sub>
l _{IR}	Reset Input Current		-50		μА	V _{IN} = 0V, 5.5V
lcc	V _{CC} Supply Current		30	25	mA	
I _{CC1}	Standby Current		6		mA	HALT Mode
l _{CC2}	Standby Current		20		μА	STOP Mode
						· · · · · · · · · · · · · · · · · · ·

Notes:

A combined total of six I/O pins from Ports 0, 1, 2 and 3 may be used to sink 10 mA each at 0.8V V_{OL} (max. three pins per port). These may be used for LEDs or as general-purpose outputs requiring high sink current.

^{*} Typical @ 25°C V_{CC}=5.0V




Figure 7. Additional Timing

PIN FUNCTIONS

XTAL1, XTAL2 Crystal 1, Crystal 2 (time-based input and output, respectively). These pins connect a parallel-resonant crystal, ceramic resonator, LC, or any external single-phase clock to the on-chip oscillator and buffer.

/RESET (input, active Low). To avoid asynchronous and noisy reset problems, the Z86E23 is equipped with a reset filter of four external clocks (4TpC). If the external /RESET signal is less than 4TpC in duration, no reset occurs.


On the fifth clock after the /RESET is detected, an internal RST signal is latched and held for an internal register count of 18 external clocks, or for the duration of the external /RESET, whichever is longer. When /RESET is deactivated, program execution begins at location 000CH. Dur-

ing power up, Reset time must be held low for 50 ms, or until $V_{\rm CC}$ is stable, whichever is longer.

Note: Reset pin has internal pull-up resistor to V_{CC}.

XTAL1, XTAL2 Crystal 1, Crystal 2 (time-based input and output, respectively). These pins connect a parallel-resonant crystal or an external single-phase clock to the on-chip clock oscillator and buffer.

Port 0 (P07-P00). Port 0 is an 8-bit, nibble-programmable, bidirectional, NMOS-compatible I/O port. These eight I/O lines can be configured under software control as a nibble input port, or as a nibble open-drain output port. When used as an I/O port, inputs are standard NMOS and outputs are open-drain (Figure 8).






Figure 8. Port 0 Configuration

PIN FUNCTIONS (Continued)

Port 3 (P37-P30). Port 3 is an 8-bit, CMOS-compatible four-fixed input and four-fixed output port. These eight I/O lines have four-fixed (P33-P30) input and four-fixed (P37-P34) output ports. Port 3 outputs have the capability of driving LEDs directly with a pull-up resistor (output voltage of Port 3 is 0.8V @ 10 mA).

Port 3 is configured under software control to provide the following control functions: four external interrupt request signals (IRQ3-IRQ0); timer input and output signals (T_{IN} and T_{OUT}), and EPROM control signals (P30=/CE, P31=/OE, P32=EPM and P33=GND) in Table 5.




Figure 11. Port 3 Configuration

ADDRESS SPACE




Figure 13. Register File




Figure 14. Register Pointer

17

FUNCTIONAL DESCRIPTION

Counter/Timers. There are two 8-bit programmable counter/timers (T0-T1), each driven by its own 6-bit programmable prescaler. The T1 prescaler is driven by internal or external clock sources; however, the T0 prescaler is driven by the internal clock only (Figure 15).

The 6-bit prescalers can divide the input frequency of the clock source by any integer number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When both the counters and prescalers reach the end of the count, a timer interrupt request, IRQ4 (T0) or IRQ5 (T1), is generated.

The counter is programmed to start, stop, restart to continue, or restart from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass

mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode).

The counters, but not the prescalers, are read at any time without disturbing their value or count mode. The clock source for T1 is user-definable and is either the internal microprocessor clock divided by four, or an external signal input through Port 3. The Timer Mode register configures the external timer input (P31) as an external clock, a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. Port 3, line P36 also serves as a timer output (TOUT) through which T0, T1, or the internal clock can be output. The counter/timers are cascaded by connecting the T0 output to the input of T1.




Figure 15. Counter/Timers Block Diagram

18 DS97KEY1801

Interrupts. The Z86E23 has six different interrupts from six different sources. The interrupts are maskable and prioritized. The six sources are divided as follows; four sources are claimed by Port 3 lines P33-P30, and two by the counter/timers (Figure 16). The Interrupt Mask Register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All Z86E23 interrupts are vectored through locations in the program memory. When an interrupt machine cycle is activated, an interrupt request is granted. This disables all of the subsequent interrupts, saves the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. This memory

location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the Interrupt Request register is polled to determine which of the interrupt requests need service. Software initialed interrupts are supported by setting the appropriate bit in the Interrupt Request Register (IRQ).

Internal interrupt requests are sampled on the falling edge of the last cycle of every instruction, and the interrupt request must be valid 2.5 TpC before the falling edge of the last clock cycle of the currently executing instruction.




Figure 16. Interrupt Block Diagram


DS97KEY1801 19

FUNCTIONAL DESCRIPTION (Continued)

Clock. The Z86E23 on-chip oscillator has a parallel-resonant amplifier for connection to a crystal, LC, ceramic resonator, or any suitable external clock source (XTAL1=Input, XTAL2=Output). The crystal should be AT cut, 4 MHz max; series resistance (RS) is less than or equal to 100 ohms. The crystal should be connected across XTAL1 and XTAL2 using the recommended capacitors (10 pF < CL < 150 pF) from each pin to ground (Figure 17).

Note: Actual capacitor value specified by crystal manufacturer.

EMI. The Z86E23 offers low EMI emission. The internal divide-by-two circuit has been removed, and the on-chip oscillator has been modified to reduce EMI emission.



^{*} VSS pin, not system ground

Figure 17. Oscillator Configuration

HALT. Turns off the internal CPU clock but not the XTAL oscillation. The counter/timers and external interrupts IRQ0, IRQ1, IRQ2 and IRQ3 remain active. The devices are recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT mode. After the interrupt service routine, the program continues from the instruction after the HALT.

STOP. This instruction turns off the internal clock and external crystal oscillation, and reduces the standby current to 5 μ A (Typical) or less. The STOP Mode is terminated by a reset, which cause the processor to restart the application program at address 000CH.

Note: In STOP mode, there is a pull-up resistor enabled on XTAL1.

In order to enter STOP (or HALT) Mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user must execute a NOP (opcode=OFFH) immediately before the appropriate sleep instruction, that is:

FF NOP ; clear the pipeline
6F STOP ; enter STOP mode
or
FF NOP ; clear the pipeline
7F HALT ; enter HALT mode

In STOP or HALT Mode, the value of each output line prior to the HALT or STOP instruction is retained during execution.

PROGRAMMING

Z86E23 User Modes

The Z86E23 uses separate AC timing cycles for the different User Modes available. Table 7 shows the Z86E23 User Modes. Table 8 shows the timing of the programming waveforms. Port 1 Data Bus requires pull-up resistors for program/verify.

User MODE 1 EPROM Read

The Z86E23 EPROM read cycle is provided so that the user may read the Z86E23 as a standard 2764A EPROM. This is accomplished by driving the /EPM pin (P32) to VH and activating /CE and /OE. /PGM remains inactive. This mode is not valid after execution of an EPROM protect cycle. Timing for the EPROM read cycle is shown in Figure 18.

User MODE 2 EPROM Program

The Z86E23 Program function conforms to the Intelligent programming algorithm. The device is programmed with VCC at 6.0V and VPP = 12.5V. Programming pulses are applied in 1 ms increments to a maximum of 25 pulses before proper verification. After verification, a programming pulse of three times the duration of the cycles necessary

to program the device is issued to ensure proper programming. After all addresses are programmed, a final data comparison is executed and the programming cycle is complete. Timing for the Z86E23 programming cycle is shown in Figure 19.

User MODE 3 EPROM Verify

The Program Verify cycle is used as part of the Intelligent programming algorithm to ensure data integrity under worst-case conditions. It differs from the EPROM read cycle in that VPP is active and VCC must be driven to 6.0V. Timing is shown in Figure 19.

User MODES 4 and 5 EPROM and RAM Protect

To extend program security, EPROM and RAM protect cycles are provided for the Z86E23. Execution of the EPROM protect cycle prohibits proper execution of the EPROM Read, EPROM Verify, and EPROM programming cycles. Execution of the RAM protect cycle disables accesses to the upper 128 bytes of register memory (excluding mode and configuration registers), but first the user's program must set bit-6 of the IMR (R251). Timing is shown in Figure 20.

Table 7. EEPROM Rogram Modes

Mode	VPP	EPM	/CE	/OE	/PGM	VCC*	ADDR	Data
EPROM Read1	X	V _H	VIL	V _{IL}	V _{IH}	4.5	ADDR	OUT
EPROM Read2	Х	V _H	VIL	V _{IL}	V _{IH}	5.5	ADDR	OUT
Program	V _H	Х	VIL	V _{IH}	V _{IL}	6.0	ADDR	IN
Program Verify	V _H	X	VIL	V _{IL}	V _{IH}	6.0	ADDR	OUT
EPROM Protect Select	V _H	V _H	VH	V _{IH}	V _{IL}	6.0	NU	NU
RAM Protect	V _H	V _{IH}	VH	V _H	V _{IL}	6.0	NU	NU

Notes:

 $V_H = 12.5 \pm 0.5 V$

V_{IH} = As per DC specification.

 V_{II} = As per DC specification.

X = Not used, but must be set to either VH, VIH or VIL level.

NU = Not used, but must be set to either VIH or VIL.

IPP during programming = 40 mA maximum.

I_{CC} during either programming, verify, or read = 40 mA maximum.

^{*} Tolerance is ±0.25V

PROGRAMMING (Continued)

Table 8. Timing of Programming Waveforms

Parameters	Name	Min	Max	Units
1	Address Setup Time	2		μS
2	Data Setup Time	2		μS
3	V _{PP} Setup	2		μs
4	V _{CC} Setup Time	2		μs
5	Chip Enable Setup Time	2		μs
6	Program Pulse Width	0.95		ms
7	Data Hold Time	2	,	μs
8	/OE Setup Time	2		μS
9	Data Access Time		200	ns
10	Data Output Float Time		100	ns
11	Overprogram Pulse Width	2.85		ms
12	EPM Setup Time	2		μS
13	/PGM Setup Time	2		μs
14	Address to /OE Setup Time	2		μS
15	Option Program Pulse Width	78		ms




Figure 18. EPROM Read

PROGRAMMING (Continued)




Figure 19. EPROM Program and Verify




Figure 20. EPROM and RAM Protect and 4K Size Selection




Figure 22. Intelligent Programming Flowchart

Z8 CONTROL REGISTER DIAGRAMS




Figure 23. Timer Mode Register (F1H: Read/Write)




Figure 24. Counter/Timer 1 Register (F2H: Read/Write)




Figure 25. Prescaler 1 Register (F3H: Write Only)




Figure 26. Counter/Timer 0 Register (F4H: Read/Write)




Figure 27. Prescaler 0 Register (F5H: Write Only)




Figure 28. Port 2 Mode Register (F6H: Write Only)




Figure 29. Port 3 Mode Register (F7H: Write Only)




Figure 30. Port 0 and 1 Mode Register (F8H: Write Only)




Figure 31. Interrupt Priority Register (F9H: Write Only)




Figure 32. Interrupt Request Register (FAH: Read/Write)




Figure 33. Interrupt Mask Register (FBH: Read/Write)




Figure 34. Flag Register (FCH: Read/Write)




Figure 35. Register Pointer Register (FDH: Read/Write)

Z8 CONTROL REGISTER DIAGRAMS (Continued)




Figure 36. General Purpose Register (FEH: Read/Write)




Figure 37. Stack Pointer Register (FFH: Read/Write)

PACKAGE INFORMATION




Figure 38. 40-Lead DIP Package Diagram




Figure 39. 44-Lead PLCC Package Diagram

ORDERING INFORMATION

Z86E23

4 MHz

40-Pin DIP Z86E2304PSC **44-Pin PLCC** Z86E2304VSC

For fast results, contact your Zilog sales office for assistance in ordering the part desired.

Package

P = Plastic DIP

V = Plastic Chip Carrier

Temperature

 $S = 0^{\circ}C$ to $+70^{\circ}C$


Speed

4 = 4 MHz

Environmental

C = Plastic Standard

Example:



© 1997 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only.

ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.

Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 FAX 408 370-8056

Internet: http://www.zilog.com