E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	LINbus, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 8x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	14-SOIC (0.154", 3.90mm Width)
Supplier Device Package	14-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1574-i-sl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 2: PACKAGES

Packages	PDIP	SOIC	TSSOP	SSOP	UQFN
PIC16(L)F1574	•	•	•		•
PIC16(L)F1575	•	•	•		•
PIC16(L)F1578	•	•		•	•
PIC16(L)F1579	•	•		•	•

Note: Pin details are subject to change.

TABLE 3-10: PIC16(L)F1574/5/8/9 MEMORY MAP, BANKS 24-31

	BANK 24		BANK 25		BANK 26		BANK 27		BANK 28		BANK 29		BANK 30		BANK 31
C00h	Core Registers	C80h	Core Registers	D00h	Core Registers	D80h	Core Registers	E00h	Core Registers	E80h	Core Registers	F00h	Core Registers	F80h	Core Registers
C0Bh	(Table 3-2)	C8Bh	(Table 3-2)	D0Bh	(Table 3-2)	D8Bh	(Table 3-2)	E0Bh	(Table 3-2)	E8Bh	(Table 3-2)	F0Bh	(Table 3-2)	F8Bh	(Table 3-2)
C0Ch	_	C8Ch	_	D0Ch	_	D8Ch		E0Ch		E8Ch		F0Ch	—	F8Ch	
C0Dh	—	C8Dh	—	D0Dh	—							F0Dh	_		
C0Eh	—	C8Eh	—	D0Eh	_							F0Eh			
C0Fh	_	C8Fh	_	D0Fh	—							F0Fh	—		
C10h	_	C90h	_	D10h	—							F10h	—		
C11h	—	C91h	—	D11h	—							F11h	—		
C12h	—	C92h	—	D12h	—							F12h	—		
C13h	—	C93h	—	D13h	—							F13h	—		
C14h	—	C94h	—	D14h	—							F14h	—		
C15h	—	C95h	—	D15h	—							F15h			
C16h	—	C96h	—	D16h	—							F16h	_		
C17h		C97h	_	D17h	_							F17h			
C18h	—	C98h	—	D18h	—		See Table 3-11		See Table 3-12		See Table 3-12	F18h			See Table 3-13
C19h	_	C99h	_	D19h	_							F19h			
C1Ah	—	C9Ah	—	D1Ah	—							F1Ah	_		
C1Bh	_	C9Bh	—	D1Bh	—							F1Bh	_		
C1Ch	—	C9Ch	—	D1Ch	—							F1Ch	—		
C1Dh	_	C9Dh		D1Dh								F1Dh			
		C9En	_		_							FIEN			
C20h	_	C9Fn	_	D1Fn D20h	_							F1FN F20h			
02011		0/1011		DZOII								1 2011			
	Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'								Unimplemented Read as '0'		
C6Fh		CEEh		D6Fh		DEEh		F6F h		FFFh		F6Fh		FFFh	
C70h		CF0h		D70h		DF0h		E70h		EF0h		F70h		FF0h	
	Accesses		Accesses		Accesses		Accesses		Accesses		Accesses		Accesses		Accesses
	70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh
CFFh		CFFh		D7Fh		DFFh		E7Fh		EFFh		F7Fh		FFFh	

Legend: = Unimplemented data memory locations, read as '0'

TABLE 3-13: PIC16(L)F1574/5/8/9 MEMORY MAP, BANK 31

		Bank 31	
F8	Ch		
		Unimplemented Read as '0'	
FE	3h		
FE	4h	STATUS_SHAD	
FE	5h	WREG_SHAD	
FE	6h	BSR_SHAD	
FE	7h	PCLATH_SHAD	
FE	8h	FSR0L_SHAD	
FE	9h	FSR0H_SHAD	
FE	Ah	FSR1L_SHAD	
FE	Bh	FSR1H_SHAD	
FE	Ch	_	
FE	Dh	STKPTR	
FE	Eh	TOSL	
FE	Fh	TOSH	
l egend:		I Inimplemented data n	nemory locations
Legenu.	read	as '0'.	ienory locations,

3.4 PCL and PCLATH

The Program Counter (PC) is 15 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<14:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 3-4 shows the five situations for the loading of the PC.

FIGURE 3-4: LOADING OF PC IN DIFFERENT SITUATIONS



3.4.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<14:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper seven bits to the PCLATH register. When the lower eight bits are written to the PCL register, all 15 bits of the program counter will change to the values contained in the PCLATH register.

3.4.2 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to Application Note AN556, *"Implementing a Table Read"* (DS00556).

3.4.3 COMPUTED FUNCTION CALLS

A computed function CALL allows programs to maintain tables of functions and provide another way to execute state machines or look-up tables. When performing a table read using a computed function CALL, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block).

If using the CALL instruction, the PCH<2:0> and PCL registers are loaded with the operand of the CALL instruction. PCH<6:3> is loaded with PCLATH<6:3>.

The CALLW instruction enables computed calls by combining PCLATH and W to form the destination address. A computed CALLW is accomplished by loading the W register with the desired address and executing CALLW. The PCL register is loaded with the value of W and PCH is loaded with PCLATH.

3.4.4 BRANCHING

The branching instructions add an offset to the PC. This allows relocatable code and code that crosses page boundaries. There are two forms of branching, BRW and BRA. The PC will have incremented to fetch the next instruction in both cases. When using either branching instruction, a PCL memory boundary may be crossed.

If using BRW, load the W register with the desired unsigned address and execute BRW. The entire PC will be loaded with the address PC + 1 + W.

If using BRA, the entire PC will be loaded with PC + 1 +, the signed value of the operand of the BRA instruction.

5.0 OSCILLATOR MODULE

5.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 5-1 illustrates a block diagram of the oscillator module.

Clock sources can be supplied from external logic level clocks. In addition, the system clock source can be supplied from one of two internal oscillators and PLL circuits, with a choice of speeds selectable via software. Additional clock features include:

• Selectable system clock source between external or internal sources via software.

The oscillator module can be configured in one of the following clock modes.

- 1. ECL External Clock Low-Power mode (0 MHz to 0.5 MHz)
- 2. ECM External Clock Medium Power mode (0.5 MHz to 4 MHz)
- 3. ECH External Clock High-Power mode (4 MHz to 32 MHz)
- 4. INTOSC Internal oscillator (31 kHz to 32 MHz).

Clock Source modes are selected by the FOSC<1:0> bits in the Configuration Words. The FOSC bits determine the type of oscillator that will be used when the device is first powered.

The ECH, ECM, and ECL clock modes rely on an external logic level signal as the device clock source.

The INTOSC internal oscillator block produces low, medium, and high-frequency clock sources, designated LFINTOSC, MFINTOSC and HFINTOSC. (see Internal Oscillator Block, Figure 5-1). A wide selection of device clock frequencies may be derived from these three clock sources.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
TMR1GIE	ADIE	RCIE	TXIE	_	_	TMR2IE	TMR1IE
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all c	ther Resets
'1' = Bit is set		'0' = Bit is cle	ared				_
bit 7	TMR1GIE: Til	mer1 Gate Inte	rrupt Enable I	oit			
	1 = Enables t 0 = Disables f	he Timer1 gate the Timer1 gate	e acquisition in e acquisition i	nterrupt nterrupt			
bit 6	ADIE: Analog	j-to-Digital Con	verter (ADC)	Interrupt Enabl	e bit		
	1 = Enables t	he ADC interru	pt				
	0 = Disables	the ADC interru	upt				
bit 5	RCIE: USAR	T Receive Inter	rupt Enable b	it			
	1 = Enables t 0 = Disables t	he USART rec the USART rec	eive interrupt eive interrupt:				
bit 4	TXIE: USART	Transmit Inter	rupt Enable b	oit			
	1 = Enables t	he USART trar	nsmit interrupt				
	0 = Disables	the USART tra	nsmit interrup	t			
bit 3-2	Unimplemen	ted: Read as '	0'				
bit 1	TMR2IE: TMF	R2 to PR2 Mate	ch Interrupt Ei	nable bit			
	1 = Enables t 0 = Disables t	he Timer2 to P the Timer2 to F	R2 match inte R2 match inte	errupt errupt			
bit 0	TMR1IE: Time	er1 Overflow Ir	nterrupt Enabl	e bit			
	1 = Enables t 0 = Disables t	he Timer1 over the Timer1 ove	flow interrupt	t			
Note: Bit	PEIE of the IN	TCON register	must be				
set	t to enable any p	peripheral inter	rupt.				

REGISTER 7-2:	PIE1: PERIPHERAL	INTERRUPT I	ENABLE REGISTER	1
REGISTER /-2.	FIET. FERIFIERAL	INTERROFT	ENABLE REGISTER	

U-0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0	U-0
	C2IE	C1IE	_	—	—	_	_
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	Unimplemen	ted: Read as '	0'				
bit 6	C2IE: Compa	rator C2 Interru	upt Enable bit				
	1 = Enables	the Comparato	r C2 interrupt				
	0 = Disables	the Comparato	or C2 interrupt				
bit 5	C1IE: Compa	rator C1 Interru	upt Enable bit				
	1 = Enables0 = Disables	the Comparato the Comparato	r C1 interrupt or C1 interrupt				
bit 4-0	Unimplemen	ted: Read as '	0'				
Note: Bit	PEIE of the IN	TCON register	must be				
set	to enable anv r	peripheral inter	rupt.				

REGISTER 7-3: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

9.6 Register Definitions: Watchdog Control

U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0
_				WDTPS<4:0	>		SWDTEN
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unkr	iown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7-6	Unimplemen	ted: Read as ')'				
bit 5-1	WDTPS<4:0	: Watchdog Tir	mer Period Se	elect bits ⁽¹⁾			
	Bit Value = F	Prescale Rate					
	11111 = Re	served. Results	s in minimum	interval (1:32)			
	•						
	•						
	10011 = Re	served. Results	s in minimum	interval (1:32)			
		22					
	10010 = 1:8	3388608 (2 ²³) (I	nterval 256s	nominal)			
	10001 = 1:4	194304 (2 ²²) (1	nterval 128s	nominal)			
	10000 = 1.2	2097 152 (2) (1 1048576 (2 ²⁰) (1	nterval 32s n	ominal)			
	01111 = 1.1 01110 = 1.5	524288 (2 ¹⁹) (In	terval 16s no	minal)			
	01101 = 1:2	262144 (2 ¹⁸) (In	terval 8s non	ninal)			
	01100 = 1:1	131072 (2 ¹⁷) (In	terval 4s non	ninal)			
	01011 = 1:6	5536 (Interval	2s nominal) (, Reset value)			
	01010 = 1:3	32768 (Interval	1s nominal)	· · · · · ·			
	01001 = 1:1	6384 (Interval	512 ms nomir	nal)			
	01000 = 1:8	3192 (Interval 2	56 ms nomina	al)			
	00111 = 1:4	1096 (Interval 12	28 ms nomina	al)			
	00110 = 1:2	2048 (Interval 64	4 ms nominal)			
	00101 = 1:1	024 (Interval 3	2 ms nominal)			
	00100 = 1:5	512 (Interval 16	ms nominal)				
	00011 = 1:2	256 (Interval 8 n	ns nominal)				
	00010 = 1:1	28 (Interval 4 n	ns nominal)				
	00001 = 1:6	64 (Interval 2 m	s nominal)				
	00000 = 1.3						
DIT U	SWDIEN: SO	offware Enable/	Disable for W	atchdog Timer	DI		
	This bit is ign	$2 = 1 \times 1$					
		> = 01					
	1 = WDT is t	urned on					
	0 = WDT is t	urned off					
	If WDTE<1:0	> = 00:					
	This bit is ign	ored.					

REGISTER 9-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER



10.4 User ID, Device ID and Configuration Word Access

Instead of accessing program memory, the User ID's, Device ID/Revision ID and Configuration Words can be accessed when CFGS = 1 in the PMCON1 register. This is the region that would be pointed to by PC<15> = 1, but not all addresses are accessible. Different access may exist for reads and writes. Refer to Table 10-2.

When read access is initiated on an address outside the parameters listed in Table 10-2, the PMDATH:PMDATL register pair is cleared, reading back '0's.

TABLE 10-2:	USER ID, DEVICE ID AND CONFIGURATION WORD ACCESS (CFGS = 1)	
-------------	---	--

Address	Function	Read Access	Write Access
8000h-8003h	User IDs	Yes	Yes
8006h/8005h	Device ID/Revision ID	Yes	No
8007h-8008h	Configuration Words 1 and 2	Yes	No

EXAMPLE 10-4: CONFIGURATION WORD AND DEVICE ID ACCESS

* This code block will read 1 word of program memory at the memory address:

* PROG_ADDR_LO (must be 00h-08h) data will be returned in the variables;

* PROG_DATA_HI, PROG_DATA_LO

BANKSEL MOVLW MOVWF CLRF	PMADRL PROG_ADDR_LO PMADRL PMADRH	;;;;	Select correct Bank Store LSB of address Clear MSB of address
BSF BCF BSF NOP NOP BSF	PMCON1,CFGS INTCON,GIE PMCON1,RD INTCON,GIE	;;;;;;	Select Configuration Space Disable interrupts Initiate read Executed (See Figure 10-2) Ignored (See Figure 10-2) Restore interrupts
MOVF MOVWF MOVF MOVWF	PMDATL,W PROG_DATA_LO PMDATH,W PROG_DATA_HI	;;;;	Get LSB of word Store in user location Get MSB of word Store in user location

REGISTER 11-14: ODCONB: PORTB OPEN DRAIN CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0 U-0		U-0	U-0			
ODB7	ODB6	ODB5	ODB4		—	—	—			
bit 7 k										
Legend:										
R = Readable I	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets						
'1' = Bit is set '0' = Bit is cleared										

bit 7-4	ODB<7:4>: PORTB Open-Drain Enable bits
	For RB<7.4> pins, respectively
	0 = Port pin operates as standard push-pull drive (source and sink current)
bit 3-0	Unimplemented: Read as '0'

REGISTER 11-15: SLRCONB: PORTB SLEW RATE CONTROL REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	U-0	U-0	U-0	U-0	
SLRB7	SLRB6	SLRB5	SLRB4	—	—	—	—	
bit 7 bit 0								

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4	SLRB<7:4>: PORTB Slew Rate Enable bits
	For RB<7:4> pins, respectively
	1 = Port pin slew rate is limited
	0 = Port pin slews at maximum rate
bit 3-0	Unimplemented: Read as '0'

REGISTER 11-16: INLVLB: PORTB INPUT LEVEL CONTROL REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	U-0	U-0	U-0	U-0
INLVLB7	INLVLB6	INLVLB5	INLVLB4	—	—	—	—
bit 7							bit 0

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'	Legend:		
$y = \text{Pit}$ is unchanged $y = \text{Pit}$ is unknown $p/p = \sqrt{2}y_0$ at POP and POP (2) at all other Popets	R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
	u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set '0' = Bit is cleared	'1' = Bit is set	'0' = Bit is cleared	

bit 7-4 INLVLB<7:4>: PORTB Input Level Select bits For RB<7:4> pins, respectively 1 = ST input used for port reads and interrupt-on-change 0 = TTL input used for port reads and interrupt-on-change

bit 3-0 Unimplemented: Read as '0'

REGISTER 12-3: PPSLOCK: PPS LOCK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	
—		—		—	—	_	PPSLOCKED	
bit 7	bit 7 bit 0							
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is			iown	-n/n = Value a	t POR and BO	R/Value at all	other Resets	
'1' = Bit is set		'0' = Bit is clea	ared					

bit 7-1 Unimplemented: Read as '0'

bit 0 PPSLOCKED: PPS Locked bit

1 = PPS is locked. PPS selections can not be changed.

0 = PPS is not locked. PPS selections can be changed.

16.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

Note 1:	The ADIF bit is set at the completion of
	every conversion, regardless of whether
	or not the ADC interrupt is enabled.

2: The ADC operates during Sleep only when the FRC oscillator is selected.

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the ADIE bit of the PIE1 register and the PEIE bit of the INTCON register must both be set and the GIE bit of the INTCON register must be cleared. If all three of these bits are set, the execution will switch to the Interrupt Service Routine.

16.1.6 RESULT FORMATTING

The 10-bit ADC conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON1 register controls the output format.

Figure 16-3 shows the two output formats.





R/W-0/0	R/W-0/	0 R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0
	TRIG	SEL<3:0>(1)		_	_	_	_
bit 7					·		bit 0
Legend:							
R = Readable	e bit	W = Writable	oit	U = Unimpler	mented bit, read	d as '0'	
u = Bit is unc	hanged	x = Bit is unkr	own	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set '0' = Bit is cleared			ared				
bit 7-4	TRIGSEL	-<3:0>: Auto-Conve	ersion Trigger	Selection bits(1)		
	0000 =	No auto-conversion	n trigger seled	ted			
	0001 =	PWM1 – PWM1_ir	iterrupt				
	0010 =	PWM2 – PWM2_ir	iterrupt				
	0011 =	Timer0 – T0 overf	ow ⁽²⁾				
	0100 =	Timer1 – T1_overf	ow ⁽²⁾				
	0101 =	Timer2 – T2_matcl	า				
	0110 =	Comparator C1 – (C1OUT sync				
	0111 =	Comparator C2 – (C2OUT sync				
	1000 =	PWM1 – PWM1 C	F_match				
	1001 = PWM2 - PWM2 OF match						

REGISTER 16-3: ADCON2: ADC CONTROL REGISTER 2

1010 = PWM3 – PWM3_OF_match 1011 = PWM3 – PWM3_interrupt 1100 = PWM4 – PWM4_OF_match 1101 = PWM4 – PWM4_interrupt

1111 = CWG input pin

Unimplemented: Read as '0' Note 1: This is a rising edge sensitive input for all sources. 2: Signal also sets its corresponding interrupt flag.

1110 = ADC Auto-Conversion Trigger input pin

bit 3-0

REGISTER 16-4:	ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0	
----------------	--	--

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			ADRE	S<9:2>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bi	it	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unchanged x = Bit is unknown		wn	-n/n = Value a	at POR and BC	R/Value at all	other Resets	
'1' = Bit is set		'0' = Bit is clear	ed				

bit 7-0 **ADRES<9:2>**: ADC Result Register bits Upper eight bits of 10-bit conversion result

REGISTER 16-5: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
ADRES<1:0>		—	—	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 ADRES<1:0>: ADC Result Register bits Lower two bits of 10-bit conversion result bit 5-0 Reserved: Do not use.

PIC16(L)F1574/5/8/9

FIGURE 20-4: TIMER1 GATE TOGGLE MODE

TMR1GE	
T1GPOL	
T1GTM	
t1g_in	
T1GVAL	
Timer 1 N $(N+1)(N+2)(N+3)(N+4)$	$\underbrace{\times N+5} \times N+6 \times N+7 \times N+8$

FIGURE 20-5: TIMER1 GATE SINGLE-PULSE MODE







The operation of the EUSART module is controlled through three registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCON)

These registers are detailed in Register 22-1, Register 22-2 and Register 22-3, respectively.

When the receiver or transmitter section is not enabled then the corresponding RX or TX pin may be used for general purpose input and output.

22.1.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCSTA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCSTA register which resets the EUSART. Clearing the CREN bit of the RCSTA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

Note:	If all receive characters in the receive			
	FIFO have framing errors, repeated reads			
	of the RCREG will not clear the FERR bit.			

22.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCSTA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCSTA register or by resetting the EUSART by clearing the SPEN bit of the RCSTA register.

22.1.2.6 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

22.1.2.7 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCSTA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCIF interrupt bit. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

27.0 ELECTRICAL SPECIFICATIONS

27.1 Absolute Maximum Ratings^(†)

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on pins with respect to Vss	
on VDD pin	
PIC16F1574/5/8/9	-0.3V to +6.5V
PIC16LF1574/5/8/9	-0.3V to +4.0V
on MCLR pin	-0.3V to +9.0V
on all other pins0.3V	to (VDD + 0.3V)
Maximum current	
on Vss pin ⁽¹⁾	
-40°C \leq Ta \leq +85°C	250 mA
$+85^{\circ}C \leq TA \leq +125^{\circ}C$	85 mA
on VDD pin ⁽¹⁾	
-40°C \leq Ta \leq +85°C	250 mA
$+85^{\circ}C \leq TA \leq +125^{\circ}C$	85 mA
Sunk by any standard I/O pin	50 mA
Sourced by any standard I/O pin	50 mA
Clamp current, IK (VPIN < 0 or VPIN > VDD)	±20 mA
Total power dissipation ⁽²⁾	

Note 1: Maximum current rating requires even load distribution across I/O pins. Maximum current rating may be limited by the device package power dissipation characterizations, see Table 27-6: "Thermal Characteristics" to calculate device specifications.

2: Power dissipation is calculated as follows: PDIS = VDD x {IDD $-\Sigma$ IOH} + Σ {(VDD - VOH) x IOH} + Σ (VOI x IOL).

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.

29.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

29.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

29.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

29.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

29.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

16-Lead Ultra Thin Plastic Quad Flat, No Lead Package (JQ) - 4x4x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Optional Center Pad Width	X2			2.70
Optional Center Pad Length	Y2			2.70
Contact Pad Spacing	C1		4.00	
Contact Pad Spacing	C2		4.00	
Contact Pad Width (X16)	X1			0.35
Contact Pad Length (X16)	Y1			0.80

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2257A