# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	LINbus, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 8x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	14-SOIC (0.154", 3.90mm Width)
Supplier Device Package	14-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1575-i-sl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## PIN ALLOCATION TABLES

0/1	14-Pin PDIP/SOIC/TSSOP	16-Pin UQFN	ADC	Reference	Comparator	Timers	PWM	EUSART	CWG	Interrupt	Pull-up	Basic
RA0	13	12	AN0	DAC10UT1	C1IN+	_	—		—	IOC	Y	ICSPDAT
RA1	12	11	AN1	VREF+	C1IN0-/C2IN0-	-	—		—	IOC	Υ	ICSPCLK
RA2	11	10	AN2	-	_	T0CKI <sup>(1)</sup>	_		CWG1IN <sup>(1)</sup>	INT <sup>(1)</sup> /IOC	Υ	_
RA3	4	3	_	_	_	_	_	_	—	IOC	Υ	MCLR/VPP
RA4	3	2	AN3	_	_	T1G <sup>(1)</sup>	_	_	_	IOC	Υ	CLKOUT
RA5	2	1			—	T1CKI <sup>(1)</sup>	—	l	—	IOC	Y	CLKIN
RC0	10	9	AN4		C2IN+		_		—	IOC	Υ	-
RC1	9	8	AN5	_	C1IN1-/C2IN1-	-	—		—	IOC	Υ	_
RC2	8	7	AN6		C1IN2-/C2IN2-		_	I	—	IOC	Υ	_
RC3	7	6	AN7	-	C1IN3-/C2IN3-		_	Ι	—	IOC	Υ	-
RC4	6	5	ADCACT <sup>(1)</sup>		_		_	CK <sup>(1)</sup>	—	IOC	Υ	-
RC5	5	4			_		_	RX <sup>(1,3)</sup>	—	IOC	Υ	-
Vdd	1	16			_		_	I	—	—	_	Vdd
Vss	14	13		-	_		_	Ι	—	—	—	Vss
	_	_	_	_	C1OUT	_	PWM10UT	DT <sup>(3)</sup>	CWG1A	—	_	_
OUT(2)	_	-	-	_	C2OUT	-	PWM2OUT	СК	CWG1B	_	—	—
00107	_	_	_	_	_	_	PWM3OUT	TX	_	_	_	_
	_	_	_	_	_	_	PWM4OUT	_	_	_	—	_

## TABLE 3: 14/16-PIN ALLOCATION TABLE (PIC16(L)F1574/5)

Note 1: Default peripheral input. Input can be moved to any other pin with the PPS Input Selection registers.

2: All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS Output Selection registers.

3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.

## 2.0 ENHANCED MID-RANGE CPU

This family of devices contain an enhanced mid-range 8-bit CPU core. The CPU has 49 instructions. Interrupt capability includes automatic context saving. The hardware stack is 16 levels deep and has Overflow and Underflow Reset capability. Direct, Indirect, and Relative addressing modes are available. Two File Select Registers (FSRs) provide the ability to read program and data memory.

FIGURE 2-1: CORE BLOCK DIAGRAM

- Automatic Interrupt Context Saving
- · 16-level Stack with Overflow and Underflow
- File Select Registers
- Instruction Set



## 3.3.2 SPECIAL FUNCTION REGISTER

The Special Function Registers are registers used by the application to control the desired operation of peripheral functions in the device. The Special Function Registers occupy the 20 bytes after the core registers of every data memory bank (addresses x0Ch/x8Ch through x1Fh/x9Fh). The registers associated with the operation of the peripherals are described in the appropriate peripheral chapter of this data sheet.

## 3.3.3 GENERAL PURPOSE RAM

There are up to 80 bytes of GPR in each data memory bank. The Special Function Registers occupy the 20 bytes after the core registers of every data memory bank (addresses x0Ch/x8Ch through x1Fh/x9Fh).

## 3.3.3.1 Linear Access to GPR

The general purpose RAM can be accessed in a non-banked method via the FSRs. This can simplify access to large memory structures. See **Section 3.6.2** "Linear Data Memory" for more information.

## 3.3.4 COMMON RAM

There are 16 bytes of common RAM accessible from all banks.

## 3.3.5 DEVICE MEMORY MAPS

The memory maps are as shown in Table 3-3 through Table 3-13.

## FIGURE 3-3: BANKI

#### BANKED MEMORY PARTITIONING



U-0	R-0/q	R-q/q	R-0/q	R-0/q	R-q/q	R-0/q	R-0/q
—	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is cle	ared	q = Condition	al		
bit 7	Unimplemen	ted: Read as '	0'				
bit 6	PLLR 4x PLL	Ready bit					
	$1 = 4 \times PLL i$	s ready					
hit E		s not ready	mor Statua hit				
DIUS		ator Start-up Tr	defined by the		nite of the Confi	iguration Word	6
	0 = Running	from an intern	al oscillator (F	OSC<1:0> = 0	0)	guration words	5
bit 4	HFIOFR: Hig	h-Frequency Ir	ternal Oscillat	or Ready bit			
	1 = HFINTO	SC is ready					
	0 = HFINTO	SC is not ready	/				
bit 3	HFIOFL: Hig	h-Frequency In	ternal Oscillato	or Locked bit			
	1 = HFINTO	SC is at least 2	% accurate				
hit 0		SC IS NOL 2% a		illatar Daadu b	:+		
DIL Z		SC is roady	ly internal Osc	mator Ready D	п		
	0 = MFINTO	SC is not read	/				
bit 1	LFIOFR: Low	-Frequency Ini	, ternal Oscillato	r Ready bit			
	1 = LFINTOS	SC is ready		2			
	0 = LFINTOS	SC is not ready					
bit 0	HFIOFS: Hig	h-Frequency Ir	ternal Oscillato	or Stable bit			
	1 = HFINTO	SC is at least 0	.5% accurate				
	0 = HFINTOS	SC is not 0.5%	accurate				

## REGISTER 5-2: OSCSTAT: OSCILLATOR STATUS REGISTER

## TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	SPLLEN		IRCF	<3:0>			SCS<1:0>		69
OSCSTAT	_	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS	70
OSCTUNE	_	_			TUN≤	<5:0>			71

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

## TABLE 5-3: SUMMARY OF CONFIGURATION WORD WITH CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8		—	—	—	CLKOUTEN	BORE	N<1:0>	—	50
CONFIGT	7:0	CP	MCLRE	PWRTE	WDTE	E<1:0>		FOSC	<1:0>	56

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
TMR1GIE	ADIE	RCIE	TXIE	_	_	TMR2IE	TMR1IE
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all c	ther Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7	TMR1GIE: Ti	mer1 Gate Inte	rrupt Enable I	oit			
	1 = Enables t 0 = Disables t	he Timer1 gate the Timer1 gate	e acquisition in e acquisition i	nterrupt nterrupt			
bit 6	ADIE: Analog	j-to-Digital Con	verter (ADC)	Interrupt Enabl	e bit		
	1 = Enables t	he ADC interru	pt				
	0 = Disables	the ADC interru	upt				
bit 5	RCIE: USAR	T Receive Inter	rupt Enable b	it			
	1 = Enables t 0 = Disables t	he USART rec the USART rec	eive interrupt eive interrupt:				
bit 4	TXIE: USART	Transmit Inter	rupt Enable b	oit			
	1 = Enables t	he USART trar	nsmit interrupt				
	0 = Disables	the USART tra	nsmit interrup	t			
bit 3-2	Unimplemen	ted: Read as '	0'				
bit 1	TMR2IE: TMF	R2 to PR2 Mate	ch Interrupt Ei	nable bit			
	1 = Enables t 0 = Disables t	he Timer2 to P the Timer2 to F	R2 match inte R2 match inte	errupt errupt			
bit 0	TMR1IE: Time	er1 Overflow Ir	nterrupt Enabl	e bit			
	1 = Enables t 0 = Disables t	he Timer1 over the Timer1 ove	flow interrupt	t			
Note: Bit	PEIE of the IN	TCON register	must be				
set	t to enable any p	peripheral inter	rupt.				

REGISTER 7-2:	PIE1: PERIPHERAL	INTERRUPT I	ENABLE REGISTER	1
REGISTER /-2.	FIET. FERIFIERAL	INTERROFT	ENABLE REGISTER	

## PIC16(L)F1574/5/8/9

TABLE 9-3:	SUMMARY OF REGISTERS ASSOCIATED WITH WATCHDOG TIMER
IADLE 3-3.	JUNIMART OF REGISTERS ASSOCIATED WITH WATCHDOG TIMER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	SPLLEN		IRCF	<3:0>		_	SCS	<1:0>	69
PCON	STKOVF	STKUNF	-	RWDT	RMCLR	RI	POR	BOR	79
STATUS	—	—	-	TO	PD	Z	DC	С	23
WDTCON	_	_			WDTPS<4:0>	>		SWDTEN	99

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Watchdog Timer.

### TABLE 9-4: SUMMARY OF CONFIGURATION WORD WITH WATCHDOG TIMER

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8			—	—	CLKOUTEN	BORE	N<1:0>	_	50
CONFIGT	7:0	CP	MCLRE	PWRTE	WDT	E<1:0>	—	FOSC	<1:0>	50

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Watchdog Timer.

## 10.3 Modifying Flash Program Memory

When modifying existing data in a program memory row, and data within that row must be preserved, it must first be read and saved in a RAM image. Program memory is modified using the following steps:

- 1. Load the starting address of the row to be modified.
- 2. Read the existing data from the row into a RAM image.
- 3. Modify the RAM image to contain the new data to be written into program memory.
- 4. Load the starting address of the row to be rewritten.
- 5. Erase the program memory row.
- 6. Load the write latches with data from the RAM image.
- 7. Initiate a programming operation.

## FIGURE 10-7:

### FLASH PROGRAM MEMORY MODIFY FLOWCHART



## **10.6 Register Definitions: Flash Program Memory Control**

## REGISTER 10-1: PMDATL: PROGRAM MEMORY DATA LOW BYTE REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			PMDA	AT<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	nted bit, read as '0	,	
u = Bit is unchanged		x = Bit is unknown		-n/n = Value at F	POR and BOR/Valu	ue at all other Reset	s
'1' = Bit is set		'0' = Bit is cleared					

bit 7-0

**PMDAT<7:0>**: Read/write value for Least Significant bits of program memory

## REGISTER 10-2: PMDATH: PROGRAM MEMORY DATA HIGH BYTE REGISTER

	PMDA	AT<13:8>	
bit 7			bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

#### bit 7-6 Unimplemented: Read as '0'

bit 5-0 PMDAT<13:8>: Read/write value for Most Significant bits of program memory

## REGISTER 10-3: PMADRL: PROGRAM MEMORY ADDRESS LOW BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			PMAD	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	nted bit, read as '0		
u = Bit is unchanged	b	x = Bit is unknown		-n/n = Value at F	POR and BOR/Valu	ie at all other Res	ets
'1' = Bit is set		'0' = Bit is cleared					

bit 7-0 PMADR<7:0>: Specifies the Least Significant bits for program memory address

## REGISTER 10-4: PMADRH: PROGRAM MEMORY ADDRESS HIGH BYTE REGISTER

U-1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
(1)				PMADR<14:8>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	nted bit, read as '0	3	
u = Bit is unchang	ed	x = Bit is unknow	n	-n/n = Value at F	POR and BOR/Val	ue at all other Res	sets
'1' = Bit is set		'0' = Bit is cleared	ł				

bit 7 Unimplemented: Read as '1'

bit 6-0 PMADR<14:8>: Specifies the Most Significant bits for program memory address

Note 1: Unimplemented, read as '1'.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	—	_	ANSB5	ANSB4	_	_		—	127
INLVLB	INLVLB7	INLVLB6	INLVLB5	INLVLB4	—	—	—	—	128
LATB	LATB7	LATB6	LATB5	LATB4	—	—	—	—	126
ODCONB	ODB7	ODB6	ODB5	ODB4	—	—	—	—	128
PORTB	RB7	RB6	RB5	RB4	—	—	—	—	126
SLRCONB	SLRB7	SLRB6	SLRB5	SLRB4	—	—	—	—	128
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	—	—	—	—	128
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	_	_	_	_	127

**Legend:** x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTB.

Derinheral	xxxPPS	Default Pir	n Selection	Reset Value (xxxPPS<4:0>)		
Penpherai	Register	PIC16(L)F1578/9	PIC16(L)F1574/5	PIC16(L)F1578/9	PIC16(L)F1574/5	
Interrupt-on-change	INTPPS	RA2	RA2	00010	00010	
Timer 0clock	<b>T0CKIPPS</b>	RA2	RA2	00010	00010	
Timer 1clock	T1CKIPPS	RA5	RA5	00101	00101	
Timer 1 gate	T1GPPS	RA4	RA4	00100	00100	
CWG1	CWG1INPPS	RA2	RA2	00010	00010	
EUSART RX	RXPPS	RB5	RC5	01101	10101	
EUSART CK	CKPPS	RB7	RC4	01111	10100	
ADC Auto-Conversion Trigger	ADCACTPPS	RC4	RC4	10100	10100	

TABLE 12-1:PPS INPUT REGISTER RESET VALUES

**Example:** ADCACTPPS = 0x14 selects RC4 as the ADC Auto-Conversion Trigger input.

	Output Signal	F	PIC16(L)F1578	:/9	PIC16(L)F1574/5	
RXyPPS<3:0>	Output Signal	PORTA	PORTB	PORTC	PORTA	PORTC
1111	Reserved	_	—	—	—	—
1110	Reserved	_	—	—	—	—
1101	Reserved	—	—	—	—	—
1100	Reserved		—	—	—	—
1011	Reserved	_	—	—	—	—
1010	DT <sup>(1)</sup>	•	•	•	•	•
1001	TX/CK <sup>(1)</sup>	•	•	•	•	•
1000	CWG1OUTB <sup>(1)</sup>	•	•	•	•	•
0111	CWG1OUTA <sup>(1)</sup>	•	•	•	•	•
0110	PWM4_out	•	•	•	•	•
0101	PWM3_out	•	•	•	•	•
0100	PWM2_out	•	•	•	•	•
0011	PWM1_out	•	•	•	•	•
0010	sync_C2OUT	•	•	•	•	•
0001	sync_C1OUT	•	•	•	•	•
0000	LATxy	•	•	•	•	•

## TABLE 12-2: AVAILABLE PORTS FOR OUTPUT BY PERIPHERAL<sup>(2)</sup>

Note 1: TRIS control is overridden by the peripheral as required.

2: Unsupported peripherals will output a '0'.

## 13.0 INTERRUPT-ON-CHANGE

The PORTA, PORTB<sup>(1)</sup> AND PORTC pins can be configured to operate as Interrupt-On-Change (IOC) pins. An interrupt can be generated by detecting a signal that has either a rising edge or a falling edge. Any individual port pin, or combination of port pins, can be configured to generate an interrupt. The interrupt-on-change module has the following features:

- Interrupt-on-Change enable (Master Switch)
- · Individual pin configuration
- · Rising and falling edge detection
- Individual pin interrupt flags

Figure 13-1 is a block diagram of the IOC module.

Note 1: PORTB available on PIC16(L)F1578/9 only.

## 13.1 Enabling the Module

To allow individual port pins to generate an interrupt, the IOCIE bit of the INTCON register must be set. If the IOCIE bit is disabled, the edge detection on the pin will still occur, but an interrupt will not be generated.

## 13.2 Individual Pin Configuration

For each port pin, a rising edge detector and a falling edge detector are present. To enable a pin to detect a rising edge, the associated bit of the IOCxP register is set. To enable a pin to detect a falling edge, the associated bit of the IOCxN register is set.

A pin can be configured to detect rising and falling edges simultaneously by setting both associated bits of the IOCxP and IOCxN registers, respectively.

## 13.3 Interrupt Flags

The IOCAFx, IOCBFx and IOCCFx bits located in the IOCAF, IOCBF and IOCCF registers, respectively, are status flags that correspond to the interrupt-on-change pins of the associated port. If an expected edge is detected on an appropriately enabled pin, then the status flag for that pin will be set, and an interrupt will be generated if the IOCIE bit is set. The IOCIF bit of the INTCON register reflects the status of all IOCAFx, IOCBFx and IOCCFx bits.

## 13.4 Clearing Interrupt Flags

The individual status flags, (IOCAFx, IOCBFx and IOCCFx bits), can be cleared by resetting them to zero. If another edge is detected during this clearing operation, the associated status flag will be set at the end of the sequence, regardless of the value actually being written.

In order to ensure that no detected edge is lost while clearing flags, only AND operations masking out known changed bits should be performed. The following sequence is an example of what should be performed.

## EXAMPLE 13-1: CLEARING INTERRUPT FLAGS (PORTA EXAMPLE)

MOVLW 0xff XORWF IOCAF, W ANDWF IOCAF, F

## 13.5 Operation in Sleep

The interrupt-on-change interrupt sequence will wake the device from Sleep mode, if the IOCIE bit is set.

If an edge is detected while in Sleep mode, the IOCxF register will be updated prior to the first instruction executed out of Sleep.

## FIGURE 18-2: SINGLE COMPARATOR



## 18.2 Comparator Control

The comparator has two control registers: CMxCON0 and CMxCON1.

The CMxCON0 register (see Register 18-1) contains Control and Status bits for the following:

- Enable
- · Output selection
- Output polarity
- Speed/Power selection
- · Hysteresis enable
- Output synchronization

The CMxCON1 register (see Register 18-2) contains Control bits for the following:

- · Interrupt enable
- · Interrupt edge polarity
- · Positive input channel selection
- Negative input channel selection

## 18.2.1 COMPARATOR ENABLE

Setting the CxON bit of the CMxCON0 register enables the comparator for operation. Clearing the CxON bit disables the comparator resulting in minimum current consumption.

## 18.2.2 COMPARATOR POSITIVE INPUT SELECTION

Configuring the CxPCH<1:0> bits of the CMxCON1 register directs an internal voltage reference or an analog pin to the non-inverting input of the comparator:

- · CxIN+ analog pin
- DAC1\_output
- FVR\_buffer2
- Vss

See Section 14.0 "Fixed Voltage Reference (FVR)" for more information on the Fixed Voltage Reference module.

See Section 17.0 "5-Bit Digital-to-Analog Converter (DAC) Module" for more information on the DAC input signal.

Any time the comparator is disabled (CxON = 0), all comparator inputs are disabled.

## 18.2.3 COMPARATOR NEGATIVE INPUT SELECTION

The CxNCH<2:0> bits of the CMxCON0 register direct one of the input sources to the comparator inverting input.

Note:	To use CxIN+ and CxINx- pins as analog
	input, the appropriate bits must be set in
	the ANSEL register and the correspond-
	ing TRIS bits must also be set to disable
	the output drivers.

## 18.2.4 COMPARATOR OUTPUT SELECTION

The output of the comparator can be monitored by reading either the CxOUT bit of the CMxCON0 register or the MCxOUT bit of the CMOUT register. In order to make the output available for an external connection, the following conditions must be true:

- Corresponding TRIS bit must be cleared
- · CxON bit of the CMxCON0 register must be set

The synchronous comparator output signal (CxOUT\_sync) is available to the following peripheral(s):

- Analog-to-Digital Converter (ADC)
- Timer1

The asynchronous comparator output signal (CxOUT\_async) is available to the following peripheral(s):

Complementary Waveform Generator (CWG)

Note: The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

## 22.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:

- · Full-duplex asynchronous transmit and receive
- · Two-character input buffer
- · One-character output buffer
- · Programmable 8-bit or 9-bit character length
- · Address detection in 9-bit mode
- · Input buffer overrun error detection
- · Received character framing error detection
- Half-duplex synchronous master
- Half-duplex synchronous slave
- Programmable clock polarity in synchronous modes
- Sleep operation

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- · Automatic detection and calibration of the baud rate
- · Wake-up on Break reception
- 13-bit Break character transmit

Block diagrams of the EUSART transmitter and receiver are shown in Figure 22-1 and Figure 22-2.

## FIGURE 22-1: EUSART TRANSMIT BLOCK DIAGRAM



## REGISTER 23-13: PWMxOFH: PWMx OFFSET COUNT HIGH REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			OF<	15:8>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 **OF<15:8>**: PWM Offset High bits Upper eight bits of PWM offset count

## REGISTER 23-14: PWMxOFL: PWMx OFFSET COUNT LOW REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
|         |         |         | OF<     | 7:0>    |         |         |         |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **OF<7:0>:** PWM Offset Low bits Lower eight bits of PWM offset count



© 2016 Microchip Technology Inc

PIC16(L)F1574/5/8/9

## 25.0 IN-CIRCUIT SERIAL PROGRAMMING™ (ICSP™)

ICSP<sup>™</sup> programming allows customers to manufacture circuit boards with unprogrammed devices. Programming can be done after the assembly process allowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSP<sup>™</sup> programming:

- ICSPCLK
- ICSPDAT
- MCLR/VPP
- VDD
- Vss

In Program/Verify mode the program memory, user IDs and the Configuration Words are programmed through serial communications. The ICSPDAT pin is a bidirectional I/O used for transferring the serial data and the ICSPCLK pin is the clock input. For more information on ICSP<sup>TM</sup> refer to the "*PIC16(L)F157x Memory Programming Specification*" (DS40001766).

## 25.1 High-Voltage Programming Entry Mode

The device is placed into High-Voltage Programming Entry mode by holding the ICSPCLK and ICSPDAT pins low then raising the voltage on MCLR/VPP to VIHH.

## 25.2 Low-Voltage Programming Entry Mode

The Low-Voltage Programming Entry mode allows the PIC<sup>®</sup> Flash MCUs to be programmed using VDD only, without high voltage. When the LVP bit of Configuration Words is set to '1', the ICSP Low-Voltage Programming Entry mode is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'.

Entry into the Low-Voltage Programming Entry mode requires the following steps:

- 1. MCLR is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

Once the key sequence is complete,  $\overline{\text{MCLR}}$  must be held at VIL for as long as Program/Verify mode is to be maintained.

If low-voltage programming is enabled (LVP = 1), the  $\overline{\text{MCLR}}$  Reset function is automatically enabled and cannot be disabled. See **Section 6.5** "**MCLR**" for more information.

The LVP bit can only be reprogrammed to '0' by using the High-Voltage Programming mode.

## 25.3 Common Programming Interfaces

Connection to a target device is typically done through an ICSP<sup>™</sup> header. A commonly found connector on development tools is the RJ-11 in the 6P6C (6-pin, 6-connector) configuration. See Figure 25-1.





Another connector often found in use with the PICkit<sup>™</sup> programmers is a standard 6-pin header with 0.1 inch spacing. Refer to Figure 25-2.

## TABLE 27-13: ANALOG-TO-DIGITAL CONVERTER (ADC) CHARACTERISTICS<sup>(1,2,3)</sup>

Operating Conditions (unless otherwise stated) VDD = 3.0V, TA = 25°C										
Param. No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions			
AD01	NR	Resolution		—	10	bit				
AD02	EIL	Integral Error	_	±1	±1.7	LSb	VREF = 3.0V			
AD03	Edl	Differential Error	—	±1	±1	LSb	No missing codes VREF = 3.0V			
AD04	EOFF	Offset Error		±1	±2.5	LSb	VREF = 3.0V			
AD05	Egn	Gain Error		±1	±2.0	LSb	VREF = 3.0V			
AD06	Vref	Reference Voltage	1.8		Vdd	V	VREF = (VRPOS - VRNEG) (Note 4)			
AD07	VAIN	Full-Scale Range	Vss		VREF	V				
AD08	ZAIN	Recommended Impedance of Analog Voltage Source	_	_	10	kΩ	Can go higher if external 0.01µF capacitor is present on input pin.			

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.

Note 1: Total Absolute Error includes integral, differential, offset and gain errors.

2: The ADC conversion result never decreases with an increase in the input voltage and has no missing codes.

3: See Section 28.0 "DC and AC Characteristics Graphs and Charts" for operating characterization.

4: ADC VREF is selected by ADPREF<0> bit.

## 29.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- Support for fixed-point and floating-point data
- · Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

## 29.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB X IDE projects
- User-defined macros to streamline
   assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

## 29.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

## 29.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command-line interface
- Rich directive set
- · Flexible macro language
- · MPLAB X IDE compatibility

## **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

**Canada - Toronto** Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

**China - Hangzhou** Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

**China - Hong Kong SAR** Tel: 852-2943-5100 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

## ASIA/PACIFIC

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

**Japan - Osaka** Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

**Japan - Tokyo** Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

**Taiwan - Kaohsiung** Tel: 886-7-213-7828

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

07/14/15