



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	LINbus, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 8x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-UQFN Exposed Pad
Supplier Device Package	16-UQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1575t-i-jq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# PIC16(L)F1574/5/8/9



15

0000h

0004h

0005h

07FFh

0800h

0FFFh

1000h

17FFh 1800h

1FFFh 2000h

7FFFh

# 7.0 INTERRUPTS

The interrupt feature allows certain events to preempt normal program flow. Firmware is used to determine the source of the interrupt and act accordingly. Some interrupts can be configured to wake the MCU from Sleep mode.

This chapter contains the following information for Interrupts:

- Operation
- Interrupt Latency
- Interrupts During Sleep
- INT Pin
- Automatic Context Saving

Many peripherals produce interrupts. Refer to the corresponding chapters for details.

A block diagram of the interrupt logic is shown in Figure 7-1.







# 8.2 Low-Power Sleep Mode

This device contains an internal Low Dropout (LDO) voltage regulator, which allows the device I/O pins to operate at voltages up to 5.5V while the internal device logic operates at a lower voltage. The LDO and its associated reference circuitry must remain active when the device is in Sleep mode.

Low-Power Sleep mode allows the user to optimize the operating current in Sleep. Low-Power Sleep mode can be selected by setting the VREGPM bit of the VREGCON register, putting the LDO and reference circuitry in a low-power state whenever the device is in Sleep.

# 8.2.1 SLEEP CURRENT VS. WAKE-UP TIME

In the Default Operating mode, the LDO and reference circuitry remain in the normal configuration while in Sleep. The device is able to exit Sleep mode quickly since all circuits remain active. In Low-Power Sleep mode, when waking up from Sleep, an extra delay time is required for these circuits to return to the normal configuration and stabilize.

The Low-Power Sleep mode is beneficial for applications that stay in Sleep mode for long periods of time. The Normal mode is beneficial for applications that need to wake from Sleep quickly and frequently.

### 8.2.2 PERIPHERAL USAGE IN SLEEP

Some peripherals that can operate in Sleep mode will not operate properly with the Low-Power Sleep mode selected. The LDO will remain in the Normal Power mode when those peripherals are enabled. The Low-Power Sleep mode is intended for use with these peripherals:

- Brown-Out Reset (BOR)
- Watchdog Timer (WDT)
- · External interrupt pin/Interrupt-on-change pins
- Timer1 (with external clock source)

The Complementary Waveform Generator (CWG) module can utilize the HFINTOSC oscillator as either a clock source or as an input source. Under certain conditions, when the HFINTOSC is selected for use with the CWG module, the HFINTOSC will remain active during Sleep. This will have a direct effect on the Sleep mode current.

Please refer to section **24.10** "Operation During Sleep" for more information.

Note: The PIC16LF1574/5/8/9 devices do not have a configurable Low-Power Sleep mode. PIC16LF1574/5/8/9 are unregulated devices and are always in the lowest power state when in Sleep, with no wakeup time penalty. These devices have a lower maximum VDD and I/O voltage than the PIC16F1574/5/8/9 devices. See Section 27.0 "Electrical Specifications" for more information.

U-0	U-0	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u
—		LATA5	LATA4		LATA2	LATA1	LATA0
bit 7		-					bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
u = Bit is uncha	hanged x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set '0' = Bit is cleared							
bit 7-6 Unimplemented: Read as '0'							

REGISTER 11-3. LATA: PORTA DATA LATON REGISTER	REGISTER 11-3:	LATA: PORTA DATA LATCH REGISTER
--	----------------	---------------------------------

bit 7-6	Unimplemented: Read as '0'
bit 5-4	LATA<5:4>: RA<5:4> Output Latch Value bits <sup>(1)</sup>

- bit 3 Unimplemented: Read as '0'
- bit 2-0 LATA<2:0>: RA<2:0> Output Latch Value bits<sup>(1)</sup>
- **Note 1:** Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

#### REGISTER 11-4: ANSELA: PORTA ANALOG SELECT REGISTER

U-0	U-0	U-0	R/W-1/1	U-0	R/W-1/1	R/W-1/1	R/W-1/1
—	—		ANSA4	—	ANSA2	ANSA1	ANSA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5	Unimplemented: Read as '0'
bit 4	<ul> <li>ANSA4: Analog Select between Analog or Digital Function on pins RA4, respectively</li> <li>1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.</li> <li>0 = Digital I/O. Pin is assigned to port or digital special function.</li> </ul>
bit 3	Unimplemented: Read as '0'
bit 2-0	<ul> <li>ANSA&lt;2:0&gt;: Analog Select between Analog or Digital Function on pins RA&lt;2:0&gt;, respectively</li> <li>1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.</li> <li>0 = Digital I/O. Pin is assigned to port or digital special function.</li> </ul>
Note 1:	When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to

allow external control of the voltage on the pin.

# 11.5 PORTC Registers

### 11.5.1 DATA REGISTER

PORTC is a 6-bit wide bidirectional port in the PIC16(L)F1574/5 device and 8-bit wide bidirectional port in the PIC16(L)F1578/9 device. The corresponding data direction register is TRISC (Register 11-18). Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 11-1 shows how to initialize an I/O port.

Reading the PORTC register (Register 11-17) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATC).

#### 11.5.2 DIRECTION CONTROL

The TRISC register (Register 11-18) controls the PORTC pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISC register are maintained set when using them as analog inputs. I/O pins configured as analog inputs always read '0'.

#### 11.5.3 INPUT THRESHOLD CONTROL

The INLVLC register (Register 11-24) controls the input voltage threshold for each of the available PORTC input pins. A selection between the Schmitt Trigger CMOS or the TTL Compatible thresholds is available. The input threshold is important in determining the value of a read of the PORTC register and also the level at which an interrupt-on-change occurs, if that feature is enabled. See Table 27-4 for more information on threshold levels.

**Note:** Changing the input threshold selection should be performed while all peripheral modules are disabled. Changing the threshold level during the time a module is active may inadvertently generate a transition associated with an input pin, regardless of the actual voltage level on that pin.

#### 11.5.4 OPEN DRAIN CONTROL

The ODCONC register (Register 11-22) controls the open-drain feature of the port. Open-drain operation is independently selected for each pin. When an ODCONC bit is set, the corresponding port output becomes an open-drain driver capable of sinking current only. When an ODCONC bit is cleared, the corresponding port output pin is the standard push-pull drive capable of sourcing and sinking current.

### 11.5.5 SLEW RATE CONTROL

The SLRCONC register (Register 11-23) controls the slew rate option for each port pin. Slew rate control is independently selectable for each port pin. When an SLRCONC bit is set, the corresponding port pin drive is slew rate limited. When an SLRCONC bit is cleared, The corresponding port pin drive slews at the maximum rate possible.

#### 11.5.6 ANALOG CONTROL

The ANSELC register (Register 11-20) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELC bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELC bits has no effect on digital output functions. A pin with TRIS clear and ANSELC set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note:	The ANSELC bits default to the Analog
	mode after Reset. To use any pins as
	digital general purpose or peripheral
	inputs, the corresponding ANSEL bits
	must be initialized to '0' by user software.

#### 11.5.7 PORTC FUNCTIONS AND OUTPUT PRIORITIES

Each pin defaults to the PORT latch data after Reset. Other functions are selected with the peripheral pin select logic. See **Section 12.0** "**Peripheral Pin Select** (**PPS**) **Module**" for more information.

Analog input functions, such as ADC inputs, are not shown in the peripheral pin select lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELC register. Digital output functions may continue to control the pin when it is in Analog mode.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
PPSLOCK	—	—	—	—	—	—		PPSLOCKED	138
INTPPS	—	—	—			INTPPS<4:	0>		137
T0CKIPPS	_	_				T0CKIPPS<	4:0>		137
T1CKIPPS	_	_	_			T1CKIPPS<	4:0>		137
T1GPPS	_	_				T1GPPS<4	:0>		137
CWG1INPPS	_	_			С	WG1INPPS	<4:0>		137
RXPPS	_	_	_			RXPPS<4:	0>		137
CKPPS	—	—	—			CKPPS<4:	0>		137
ADCACTPPS	—	—	—		A	DCACTPPS	<4:0>		137
RA0PPS	—	—	—	—		RA0F	PS<3:0>		137
RA1PPS	_	—	—	—		RA1F	PS<3:0>		137
RA2PPS	_	—	—	—	— RA2PPS<3:0>				137
RA4PPS	—	—	—	—	— RA4PPS<3:0>				137
RA5PPS	_	—	—					137	
RB4PPS <sup>(1)</sup>	_	—	—	— RB4PPS<3:0>				137	
RB5PPS <sup>(1)</sup>	_	—	—	— RB5PPS<3:0>				137	
RB6PPS <sup>(1)</sup>	_	—	—	— RB6PPS<3:0>				137	
RB7PPS <sup>(1)</sup>	_	—	—	— RB7PPS<3:0>				137	
RC0PPS	_	—	—	- RC0PPS<3:0>				137	
RC1PPS	—	—	—	— RC1PPS<3:0>				137	
RC2PPS	—	—	—	— RC2PPS<3:0>				137	
RC3PPS	_	—	—	—		RC3F	PS<3:0>		137
RC4PPS	—	—	—	—		RC4F	PS<3:0>		137
RC5PPS	—	—	—	—		RC5F	PS<3:0>		137
RC6PPS <sup>(1)</sup>	_	—	—	—		RC6F	PS<3:0>		137
RC7PPS <sup>(1)</sup>		—	_	— RC7PPS<3:0>				137	

## TABLE 12-3: SUMMARY OF REGISTERS ASSOCIATED WITH THE PPS MODULE

**Note 1:** PIC16(L)F1578/9 only.

## 16.2 ADC Operation

#### 16.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/DONE bit of the ADCON0 register to a '1' will start the Analog-to-Digital conversion.

Note:	The GO/DONE bit should not be set in the			
	same instruction that turns on the ADC.			
	Refer to Section 16.2.6 "ADC Conver-			
	sion Procedure".			

#### 16.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- Set the ADIF Interrupt Flag bit
- Update the ADRESH and ADRESL registers with new conversion result

#### 16.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared in software. The ADRESH and ADRESL registers will be updated with the partially complete Analog-to-Digital conversion sample. Incomplete bits will match the last bit converted.

Note:	A device Reset forces all registers to their		
	Reset state. Thus, the ADC module is		
	turned off and any pending conversion is		
	terminated.		

#### 16.2.4 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. Performing the ADC conversion during Sleep can reduce system noise. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

#### 16.2.5 AUTO-CONVERSION TRIGGER

The auto-conversion trigger allows periodic ADC measurements without software intervention. When a rising edge of the selected source occurs, the GO/DONE bit is set by hardware.

The auto-conversion trigger source is selected with the TRIGSEL<3:0> bits of the ADCON2 register.

Using the auto-conversion trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met. The PWM module can trigger the ADC in two ways, directly through the PWMx\_OF\_match or through the interrupts generated by all four match signals. See Section 23.0 "16-bit Pulse-Width Modulation (PWM) Module". If the interrupts are chosen, each enabled interrupt in PWMxINTE will trigger a conversion. Refer to Figure 16-4 for more information.

See Table 16-2 for auto-conversion sources.





### TABLE 16-2: AUTO-CONVERSION SOURCES

Source Peripheral	Signal Name
Timer0	T0_overflow
Timer1	T1_overflow
Timer2	T2_match
Comparator C1	C1OUT_sync
Comparator C2	C2OUT_sync
PWM1	PWM1_OF_match
PWM1	PWM1_interrupt
PWM2	PWM2_OF_match
PWM2	PWM2_interrupt
PWM3	PWM3_OF_match
PWM3	PWM3_interrupt
PWM4	PWM4_OF_match
PWM4	PWM4_interrupt
ADC Trigger	ADCACT
CWG Input Pin	CWGIN

#### 16.4 ADC Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 16-5. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 16-5. The maximum recommended impedance for analog sources is 10 k $\Omega$ . As the

source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an ADC acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 16-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

#### EQUATION 16-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature = 50°C and external impedance of  $10k\Omega 5.0V VDD$  TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient<math>= TAMP + TC + TCOFF  $= 2\mu s + TC + [(Temperature - 25°C)(0.05\mu s/°C)]$ The value for TC can be approximated with the following equations:  $VAPPLIED\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = VCHOLD$ ;[1] VCHOLD charged to within 1/2 lsb  $VAPPLIED\left(1 - e^{\frac{-TC}{RC}}\right) = VCHOLD$ ;[2] VCHOLD charge response to VAPPLIED  $VAPPLIED\left(1 - e^{\frac{-TC}{RC}}\right) = VCHOLD$ ;[2] VCHOLD charge response to VAPPLIED  $VAPPLIED\left(1 - e^{\frac{-TC}{RC}}\right) = VAPPLIED\left(1 - \frac{1}{(2^{n+1}) - 1}\right)$ ; combining [1] and [2] Note: Where n = number of bits of the ADC. Solving for TC:  $TC = -CHOLD(RIC + RSS + RS) \ln(1/2047)$ 

$$= -12.5pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.0004885)$$
  
= 1.715µs

Therefore:

$$TACQ = 2\mu s + 1.715\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$
  
= 4.96\mu s

Note 1: The reference voltage (VRPOS) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is 10 k $\Omega$ . This is required to meet the pin leakage specification.

#### 17.0 **5-BIT DIGITAL-TO-ANALOG CONVERTER (DAC) MODULE**

The Digital-to-Analog Converter supplies a variable voltage reference, ratiometric with the input source, with 32 selectable output levels.

The positive input source (VSOURCE+) of the DAC can be connected to:

- · External VREF+ pin
- · VDD supply voltage
- FVR\_buffer1

**FIGURE 17-1:** 

The negative input source (VSOURCE-) of the DAC can be connected to:

Vss

The output of the DAC (DACx\_output) can be selected as a reference voltage to the following:

- · Comparator positive input
- · ADC input channel
- DACxOUT1 pin

The Digital-to-Analog Converter (DAC) can be enabled by setting the DACEN bit of the DACxCON0 register.

Rev. 10-000026B 9/6/2013

#### VDD 00 VREF+ 01 VSOURCE+ FVR\_buffer2 10

DIGITAL-TO-ANALOG CONVERTER BLOCK DIAGRAM



### 18.4 Comparator Hysteresis

A selectable amount of separation voltage can be added to the input pins of each comparator to provide a hysteresis function to the overall operation. Hysteresis is enabled by setting the CxHYS bit of the CMxCON0 register.

See **Section 27.0 "Electrical Specifications"** for more information.

### 18.5 Timer1 Gate Operation

The output resulting from a comparator operation can be used as a source for gate control of Timer1. See **Section 20.5 "Timer1 Gate"** for more information. This feature is useful for timing the duration or interval of an analog event.

It is recommended that the comparator output be synchronized to Timer1. This ensures that Timer1 does not increment while a change in the comparator is occurring.

#### 18.5.1 COMPARATOR OUTPUT SYNCHRONIZATION

The output from the Cx comparator can be synchronized with Timer1 by setting the CxSYNC bit of the CMxCON0 register.

Once enabled, the comparator output is latched on the falling edge of the Timer1 source clock. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator Block Diagram (Figure 18-2) and the Timer1 Block Diagram (Figure 20-1) for more information.

# 18.6 Comparator Interrupt

An interrupt can be generated upon a change in the output value of the comparator for each comparator, a rising edge detector and a falling edge detector are present.

When either edge detector is triggered and its associated enable bit is set (CxINTP and/or CxINTN bits of the CMxCON1 register), the Corresponding Interrupt Flag bit (CxIF bit of the PIR2 register) will be set.

To enable the interrupt, you must set the following bits:

- · CxON and CxPOL bits of the CMxCON0 register
- CxIE bit of the PIE2 register
- CxINTP bit of the CMxCON1 register (for a rising edge detection)
- CxINTN bit of the CMxCON1 register (for a falling edge detection)
- · PEIE and GIE bits of the INTCON register

The associated interrupt flag bit, CxIF bit of the PIR2 register, must be cleared in software. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

Note:	Although a comparator is disabled, an
	interrupt can be generated by changing
	the output polarity with the CxPOL bit of
	the CMxCON0 register, or by switching
	the comparator on or off with the CxON bit
	of the CMxCON0 register.

### 18.7 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in **Section 27.0 "Electrical Specifications"** for more details.

# PIC16(L)F1574/5/8/9

### FIGURE 20-4: TIMER1 GATE TOGGLE MODE

TMR1GE	
T1GPOL	
T1GTM	
t1g_in	
T1GVAL	
Timer $\frac{1}{N}$ $\sqrt{N+1}$ $\sqrt{N+3}$ $\sqrt{N+4}$	$\underbrace{\times N+5} \times N+6 \times N+7 \times N+8$

#### FIGURE 20-5: TIMER1 GATE SINGLE-PULSE MODE



# 21.5 Register Definitions: Timer2 Control

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—		T2OUTI	PS<3:0>		TMR2ON	T2CKF	PS<1:0>
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	emented bit, read	as '0'	
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value	at POR and BO	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7	Unimpleme	nted: Read as '	0'				
bit 6-3	T2OUTPS<3	3:0>: Timer2 Ou	tput Postscale	er Select bits			
	0000 = 1:1 F	Postscaler					
	0001 = 1:2 F	Postscaler					
	0010 = 1:3 H						
	0011 = 1.4 F						
	0100 = 1.51	Postscaler					
	0110 = 1.7	Postscaler					
	0111 = 1:8 F	Postscaler					
	1000 <b>= 1:9</b> F	Postscaler					
	1001 = 1:10	Postscaler					
	1010 <b>= 1:11</b>	Postscaler					
	1011 = 1:12	Postscaler					
	1100 = 1:13	Postscaler					
	1101 = 1:14	Postscaler					
	1111 - 1.15	Postscaler					
hit 2	TMR20N·T	imer2 On hit					
	1 = Timer2 i						
	0 = Timer2	is off					
bit 1-0	T2CKPS<1:	0>: Timer2 Cloc	k Prescale Se	elect bits			
	00 = Presca	ler is 1					
	01 <b>= Presca</b>	ler is 4					
	10 = Presca	ler is 16					
	11 = Presca	ler is 64					
TABLE 21-1:	SUMMAF	RY OF REGIS	TERS ASSO		TH TIMER2		
							Deviate

# REGISTER 21-1: T2CON: TIMER2 CONTROL REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
PIE1	TMR1GIE	ADIE	RCIE	TXIE		—	TMR2IE	TMR1IE	87
PIR1	TMR1GIF	ADIF	RCIF	TXIF		—	TMR2IF	TMR1IF	90
PR2	Timer2 Module Period Register								
T2CON	_	T2OUTPS<3:0> TMR2ON T2CKPS<1:0>							191
TMR2	Holding Reg	ister for the 8	-bit TMR2 Co	unt					189*

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Timer2 module. \* Page provides register information.

Note 1: PIC16(L)F1575 only.

# 22.1 EUSART Asynchronous Mode

The EUSART transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a VOH Mark state which represents a '1' data bit, and a VOL Space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the Mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is eight bits. Each transmitted bit persists for a period of 1/(Baud Rate). An on-chip dedicated 8-bit/16-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. See Table 22-5 for examples of baud rate configurations.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

#### 22.1.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 22-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXREG register.

#### 22.1.1.1 Enabling the Transmitter

The EUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the TXEN bit of the TXSTA register enables the transmitter circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART and automatically configures the TX/CK I/O pin as an output. If the TX/CK pin is shared with an analog peripheral, the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

**Note:** The TXIF Transmitter Interrupt flag is set when the TXEN enable bit is set.

### 22.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXREG register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXREG until the Stop bit of the previous character has been transmitted. The pending character in the TXREG is then transferred to the TSR in one TCY immediately following the Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXREG.

#### 22.1.1.3 Transmit Data Polarity

The polarity of the transmit data can be controlled with the SCKP bit of the BAUDCON register. The default state of this bit is '0' which selects high true transmit idle and data bits. Setting the SCKP bit to '1' will invert the transmit data resulting in low true idle and data bits. The SCKP bit controls transmit data polarity in Asynchronous mode only. In Synchronous mode, the SCKP bit has a different function. See **Section 22.5.1.2 "Clock Polarity**".

#### 22.1.1.4 Transmit Interrupt Flag

The TXIF interrupt flag bit of the PIR1 register is set whenever the EUSART transmitter is enabled and no character is being held for transmission in the TXREG. In other words, the TXIF bit is only clear when the TSR is busy with a character and a new character has been queued for transmission in the TXREG. The TXIF flag bit is not cleared immediately upon writing TXREG. TXIF becomes valid in the second instruction cycle following the write execution. Polling TXIF immediately following the TXREG write will return invalid results. The TXIF bit is read-only, it cannot be set or cleared by software.

The TXIF interrupt can be enabled by setting the TXIE interrupt enable bit of the PIE1 register. However, the TXIF flag bit will be set whenever the TXREG is empty, regardless of the state of TXIE enable bit.

To use interrupts when transmitting data, set the TXIE bit only when there is more data to send. Clear the TXIE interrupt enable bit upon writing the last character of the transmission to the TXREG.

#### 22.4.4 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TXSTA register. The Break character transmission is then initiated by a write to the TXREG. The value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TXSTA register indicates when the transmit operation is active or idle, just as it does during normal transmission. See Figure 22-9 for the timing of the Break character sequence.

#### 22.4.4.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

#### 22.4.5 RECEIVING A BREAK CHARACTER

The Enhanced EUSART module can receive a Break character in two ways.

The first method to detect a Break character uses the FERR bit of the RCSTA register and the received data as indicated by RCREG. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.

A Break character has been received when;

- · RCIF bit is set
- FERR bit is set
- RCREG = 00h

The second method uses the Auto-Wake-up feature described in **Section 22.4.3 "Auto-Wake-up on Break"**. By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUDCON register before placing the EUSART in Sleep mode.



#### FIGURE 22-9: SEND BREAK CHARACTER SEQUENCE

# FIGURE 26-1: GENERAL FORMAT FOR INSTRUCTIONS

	8 7	6		0
OPCODE	d		f (FILE #)	
d = 0 for de d = 1 for de f = 7-bit file	stination W stination f register ad	/ dress		
Bit-oriented file	register o	peratio	ons	0
OPCODE	b (B	IT #)	, f (FILE #)	0
b = 3-bit bit f = 7-bit file	address register ad	dress		
Literal and conti	ol operati	ons		
General				
13	8	7		0
OPCODE			k (literal)	
k = 8-bit imr	nediate va	lue		
CALL and GOTO ir	nstructions	only		
<u>13 11</u>	10	,		0
OPCODE		k (lit	eral)	
k = 11-bit im	imediate va	alue		
	only			
13	Only	76		0
OPCODE			k (literal)	
k = 7-bit imr	nediate val	ue		
MOVLB instruction	only	F	4	0
OPCODE		5	4 k (literal)	)
k = 5-bit imr	nediate val		(	, 
K – 5-bit IIII		ue		
BRA instruction or	nly o	D		0
BRA instruction or 13 OPCODE	nly 9 i	8	k (literal)	0
BRA instruction or 13 OPCODE	nly 9 a	8	k (literal)	0
BRA instruction of 13 OPCODE k = 9-bit imp	nly 9 a	8 lue	k (literal)	0
BRA instruction of 13 OPCODE k = 9-bit import FSR Offset instru	nly <u>9</u> mediate va	8 lue	k (literal)	0
BRA instruction or 13 OPCODE k = 9-bit important FSR Offset instru 13	nly 9 8 mediate va	8 lue 6 5	k (literal)	0
BRA instruction of 13 OPCODE k = 9-bit import FSR Offset instru 13 OPCODE	nly 9 a mediate va	8 lue 6 5 n	k (literal) k (literal	0
BRA instruction of 13 OPCODE k = 9-bit imit FSR Offset instru 13 OPCODE n = appropri k = 6-bit imit	nly 9 a mediate va ctions 7 riate FSR mediate va	B lue 6 5 n	k (literal) k (literal)	0
BRA instruction of 13 OPCODE k = 9-bit imported FSR Offset instruction 13 OPCODE n = approprise k = 6-bit imported FSR Increment in 13	nly 9 1	B lue 6 5 n lue	k (literal) k (literal	0
BRA instruction of 13 OPCODE k = 9-bit import FSR Offset instruction 13 OPCODE n = approprise k = 6-bit import FSR Increment in 13 OPCODE	nly 9 a mediate va ictions 7 riate FSR mediate va structions	8 lue 6 5 n	k (literal) k (literal) 3 2 1 n m (m	0 0) 0 100de
BRA instruction of 13 OPCODE k = 9-bit imposed FSR Offset instruction 13 OPCODE n = approprise k = 6-bit imposed FSR Increment in 13 OPCODE n = approprise n = ap	nly 9 mediate va inctions 7 riate FSR mediate va structions riate FSR ode value	8 lue 6 5 n	k (literal) k (literal) 3 2 1 n m (m	0 0) 0 0
BRA instruction of 13 OPCODE k = 9-bit imit FSR Offset instruction 13 OPCODE n = approprise k = 6-bit imit FSR Increment in 13 OPCODE n = approprise n = appropri	nly 9 1 mediate va inctions 7 iate FSR mediate va structions	8 lue 6 5 n	k (literal) k (literal) 3 2 1 n m (m	0 0 ) 0 0 0 0

Mner	nonic,	Description		vcles	14-Bit Opcode				Status	Notes		
Oper	rands			ycles	MSb			LSb	Affected	Notes		
	BYTE-ORIENTED FILE REGISTER OPERATIONS											
ADDWF	WF f, d Add W and f				00	0111	dfff	ffff	C, DC, Z	2		
ADDWFC	f, d	Add with Carry W and f	1		11	1101	dfff	ffff	C, DC, Z	2		
ANDWF	f, d	AND W with f	1		00	0101	dfff	ffff	Z	2		
ASRF	f, d	Arithmetic Right Shift	1		11	0111	dfff	ffff	C, Z	2		
LSLF	f, d	Logical Left Shift	1		11	0101	dfff	ffff	C, Z	2		
LSRF	f, d	Logical Right Shift	1		11	0110	dfff	ffff	C, Z	2		
CLRF	f	Clear f	1		00	0001	lfff	ffff	Z	2		
CLRW	_	Clear W	1		00	0001	0000	00xx	Z			
COMF	f, d	Complement f	1		00	1001	dfff	ffff	Z	2		
DECF	f, d	Decrement f	1		00	0011	dfff	ffff	Z	2		
INCF	f, d	Increment f	1		00	1010	dfff	ffff	Z	2		
IORWF	f, d	Inclusive OR W with f	1		00	0100	dfff	ffff	Z	2		
MOVF	f, d	Move f	1		00	1000	dfff	ffff	Z	2		
MOVWF	f	Move W to f	1		00	0000	1fff	ffff		2		
RLF	f, d	Rotate Left f through Carr	ry 1		00	1101	dfff	ffff	С	2		
RRF	f, d	Rotate Right f through Ca	arry 1		00	1100	dfff	ffff	С	2		
SUBWF	f, d	Subtract W from f	1		00	0010	dfff	ffff	C, DC, Z	2		
SUBWFB	f, d	Subtract with Borrow W fr	rom f 1		11	1011	dfff	ffff	C, DC, Z	2		
SWAPF	f, d	Swap nibbles in f	1		00	1110	dfff	ffff		2		
XORWF	f, d	Exclusive OR W with f	1		00	0110	dfff	ffff	Z	2		
		BY	TE ORIENTED SKIP OPE	RATIC	ONS							
DECEST	f. d	Decrement f. Skip if 0	1(2	2)	0.0	1011	dfff	ffff		1.2		
INCES7	f. d	Increment f. Skip if 0	1(2	2)	0.0	1111	dfff	ffff		1.2		
	, -	BIT OD			ATION	<u> </u>				,		
	£ h	Dit Clean f		UPER		3	1.555					
BCF	I, D f h	Dit Clear I Dit Sot f	1		01	0120	DIII	LLLL		2		
BSF	I, D	Bit Set I	1		01	ααιυ	IIIQ	IIII		2		
		B	IT-ORIENTED SKIP OPER	RATIO	NS							
BTFSC	f, b	Bit Test f, Skip if Clear	1 (	(2)	01	10bb	bfff	ffff		1, 2		
BTFSS	f, b	Bit Test f, Skip if Set	1 (	(2)	01	11bb	bfff	ffff		1, 2		
			LITERAL OPERATIO	NS								
ADDLW	k	Add literal and W	1		11	1110	kkkk	kkkk	C, DC, Z			
ANDLW	k	AND literal with W	1		11	1001	kkkk	kkkk	Z			
IORLW	k	Inclusive OR literal with V	V 1		11	1000	kkkk	kkkk	Z			
MOVLB	k	Move literal to BSR	1		00	0000	001k	kkkk				
MOVLP	k	Move literal to PCLATH	1		11	0001	1kkk	kkkk				
MOVLW	k	Move literal to W	1		11	0000	kkkk	kkkk				
SUBLW	k	Subtract W from literal	1		11	1100	kkkk	kkkk	C, DC, Z			
XORLW	k	Exclusive OR literal with	W 1		11	1010	kkkk	kkkk	Z			

#### TABLE 26-3: ENHANCED MID-RANGE INSTRUCTION SET

**Note 1:** If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

#### TABLE 27-14: ADC CONVERSION REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)										
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
AD130*	TAD	ADC Clock Period (TADC)	1.0	—	6.0	μS	Fosc-based			
		ADC Internal FRC Oscillator Period (TFRC)	1.0	2.0	6.0	μS	ADCS<2:0> = $x11$ (ADC FRC mode)			
AD131	TCNV	Conversion Time (not including Acquisition Time) <sup>(1)</sup>	—	11	—	TAD	Set GO/DONE bit to conversion complete			
AD132*	TACQ	Acquisition Time	-	5.0		μS				
AD133*	THCD	Holding Capacitor Disconnect Time	_	1/2 TAD 1/2 TAD + 1TCY	_		Fosc-based ADCS<2:0> = x11 (ADC FRC mode)			
*	* These parameters are obstractorized but not tested									

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not † tested.

Note 1: The ADRES register may be read on the following TCY cycle.



**FIGURE 28-43:** HFINTOSC Accuracy Over Temperature, VDD = 1.8V, LF Devices Only.



**FIGURE 28-44:** HFINTOSC Accuracy Over Temperature,  $2.3V \le VDD \le 5.5V$ .



**FIGURE 28-45:** Brown-Out Reset Voltage, BORV = 1, PIC16LF1574/5/8/9 Only.



FIGURE 28-46: Brown-Out Reset Hysteresis, BORV = 1, PIC16LF1574/5/8/9 Only.



**FIGURE 28-47:** Brown-Out Reset Voltage, BORV = 1, PIC16F1574/5/8/9 Only.



FIGURE 28-48: Brown-Out Reset Hysteresis, BORV = 1, PIC16F1574/5/8/9 Only.

# 20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









Microchip Technology Drawing C04-094C Sheet 1 of 2

# PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] <sup>(1)</sup> -	×	<u>/xx</u>	<u>xxx</u>	Ex	amp	oles:
Device	Tape and Reel Option	Temperature Range	Package	Pattern	a)	Pl Ta In Si	IC16LF1578T - I/SO ape and Reel, dustrial temperature, OIC package
Device:	PIC16LF1574, PIC16LF1578,	PIC16F1574, PI PIC16F1578, PI	C16LF1575, PIC C16LF1579, PIC	C16F1575 C16F1579	b) c)	Pi In Pi Pi	IC16F1575 - I/P Idustrial temperature DIP package IC16LF1574-E/JQ
Tape and Reel Option:	Blank = Stand T = Tape	dard packaging ( and Reel <sup>(1)</sup>	tube or tray)			E: U	xtended Temperature QFN Package
Temperature Range:	$I = -40^{\circ}$ E = -40^{\circ}	°C to +85°C °C to +125°C	(Industrial) (Extended)				
Package: <sup>(2)</sup>	GZ = UQF JQ = UQF P = Plas SL = SOI SO = SOI SS = SSO ST = TSS	EN, 20-Lead (4x4 EN, 16-Lead (4x4 stic DIP C, 14-Lead C, 20-Lead DP, 20-Lead SOP, 14-Lead	4x0.5mm) 4x0.5mm)		No	te 1: 2:	<ul> <li>Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.</li> <li>For other small form-factor package</li> </ul>
Pattern:	QTP, SQTP, Co (blank otherwis	ode or Special R e)	equirements				availability and marking information, please visit www.microchip.com/packaging or contact your local sales office.