# Microchip Technology - PIC16F1579-I/SO Datasheet





### Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	LINbus, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	18
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 12x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1579-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# PIN ALLOCATION TABLES

0/1	14-Pin PDIP/SOIC/TSSOP	16-Pin UQFN	ADC	Reference	Comparator	Timers	MWG	EUSART	CWG	Interrupt	Pull-up	Basic
RA0	13	12	AN0	DAC10UT1	C1IN+	_	—	-	—	IOC	Y	ICSPDAT
RA1	12	11	AN1	VREF+	C1IN0-/C2IN0-	_	_	_	—	IOC	Y	ICSPCLK
RA2	11	10	AN2	—	_	T0CKI <sup>(1)</sup>	—	-	CWG1IN <sup>(1)</sup>	INT <sup>(1)</sup> /IOC	Υ	—
RA3	4	3	-	_	-		_		—	IOC	Υ	MCLR/VPP
RA4	3	2	AN3	-	_	T1G <sup>(1)</sup>	_	_	_	IOC	Υ	CLKOUT
RA5	2	1	_	_	_	T1CKI <sup>(1)</sup>	—		—	IOC	Υ	CLKIN
RC0	10	9	AN4	—	C2IN+	-	—	-	—	IOC	Y	—
RC1	9	8	AN5	—	C1IN1-/C2IN1-	-	—		—	IOC	Υ	—
RC2	8	7	AN6	—	C1IN2-/C2IN2-	-	—	-	—	IOC	Υ	—
RC3	7	6	AN7	—	C1IN3-/C2IN3-		—	I	—	IOC	Υ	—
RC4	6	5	ADCACT <sup>(1)</sup>	_	-	_	_	CK <sup>(1)</sup>	_	IOC	Υ	_
RC5	5	4	_	_	_	_	_	RX <sup>(1,3)</sup>	_	IOC	Υ	_
Vdd	1	16	_	_	-	_	_	_	_	_	-	Vdd
Vss	14	13	_	_	_	_	_	_	_	_	-	Vss
	—	—	_	_	C1OUT	-	PWM10UT	DT <sup>(3)</sup>	CWG1A	—	—	_
OUT <sup>(2)</sup>	—	—	_	—	C2OUT		PWM2OUT	СК	CWG1B	—	—	—
001.7	—	_	_	—	_		PWM3OUT	ΤX	—	—	—	_
	—	—	_	_		_	PWM4OUT	_	_	_	—	—

### TABLE 3: 14/16-PIN ALLOCATION TABLE (PIC16(L)F1574/5)

Note 1: Default peripheral input. Input can be moved to any other pin with the PPS Input Selection registers.

2: All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS Output Selection registers.

3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.

# TABLE OF CONTENTS

9.0       Watchdog Timer (WDT)       97         10.0       Flash Program Memory Control       101         11.0       I/O Ports       117         11.0       Peripheral Pin Select (PPS) Module       135         11.1       Interrupt-On-Change       141         14.0       Fixed Voltage Reference (FVR)       147         15.0       Interrupt-On-Change       141         14.0       Fixed Voltage Reference (FVR)       147         15.0       Temperature Indicator Module       152         16.0       Analog-to-Digital Converter (DAC) Module       152         17.0       Timer0 Module       166         18.0       Comparator Module       169         19.0       Timer1 Module with Gate Control.       176         10.1       Timer2 Module       189         21.0       Timer1 Module with Gate Control.       179         21.0       Timer1 Module       189         22.0       Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)       192         23.0       16-bit Pulse-Width Modulation (PWM) Module       220         24.0       Complementary Waveform Generator (CWG) Module       220         25.0       In-Circuit Serial Programming™ (ICSP™)       2	1.0	Device Overview	10
4.0       Device Configuration       55         5.0       Oscillator Module       61         0.       Resets       73         7.0       Interrupts       81         8.0       Power-Down Mode (Sleep)       94         9.0       Watchdog Timer (WDT)       97         10.0       Flash Program Memory Control       101         11.0       I/O Ports       101         11.0       I/O Ports       117         12.0       Peripheral Pin Select (PPS) Module       135         13.0       Interrupt-On-Change       141         14.1       Fixed Voltage Reference (FVR)       141         15.0       Temperature Indicator Module       150         16.0       Analog-to-Digital Converter (ADC) Module       152         17.0       5-Bit Digital-to-Analog Converter (DAC) Module       169         19.0       Timer 0 Module       169         19.0       Timer 1 Module with Gate Control       176         10.1       Timer 2 Module       189         20.1       Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)       192         21.0       Timer 2 Module       260         21.0       In-circuit Serial Programming ™ (ICSP ™) </td <td>2.0</td> <td>Enhanced Mid-Range CPU</td> <td> 17</td>	2.0	Enhanced Mid-Range CPU	17
5.0       Oscillator Module       61         6.0       Resets       73         7       Interrupts       81         8.0       Power-Down Mode (Sleep)       94         9.0       Watchdog Timer (WDT)       97         10.0       Flash Program Memory Control       101         110       I/O Ports       117         12.0       Peripheral Pin Select (PPS) Module       135         13.0       Interrupt-On-Change       141         14.0       Fixed Voltage Reference (FVR)       141         15.0       Temperature Indicator Module       150         16.0       Analog-to-Digital Converter (ADC) Module       150         17.0       5-Bit Digital-to-Analog Converter (DAC) Module       166         18.0       Comparator Module       179         19.0       Timer1 Module with Gate Control.       179         21.0       Timer2 Module       189         22.0       Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)       192         23.0       16-bit Pulse-Width Modulation (PWM) Module       220         24.0       Complementary Waveform Generator (CWG) Module       246         25.0       Instruction Set Summary       258	3.0	Memory Organization	19
6.0Resets737.0Interrupts818.0Power-Down Mode (Sleep)949.0Watchdog Timer (WDT)9710.0Flash Program Memory Control10111.0I/O Ports11712.0Peripheral Pin Select (PPS) Module13513.0Interrupt-On-Change14114.1Fixed Voltage Reference (FVR)14715.0Temperature Indicator Module15016.0Analog-to-Digital Converter (ADC) Module15217.05-Bit Digital-to-Analog Converter (DAC) Module16618.0Comparator Module16919.0Timer Of Module17620.0Timer1 Module with Gate Control17921.0Timer2 Module18922.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PVM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instructions Set Summary26027.0Electrical Specifications27428.0D cand AC Characteristics Graphs and Charts39829.0Development Support312310.Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Support339319Customer Support339	4.0	Device Configuration	55
7.0       Interrupts       81         8.0       Power-Down Mode (Sleep)       94         9.0       Watchdog Timer (WDT)       97         10.0       Flash Program Memory Control       101         11.0       I/O Ports       117         12.0       Peripheral Pin Select (PPS) Module       135         13.0       Interrupt-On-Change       141         14.0       Fixed Voltage Reference (FVR)       147         15.0       Temperature Indicator Module       152         16.0       Analog-to-Digital Converter (ADC) Module       152         17.0       5-Bit Digital-to-Analog Converter (DAC) Module       166         18.0       Comparator Module       169         19.0       Timer0 Module       176         0.0       Timer1 Module with Gate Control.       179         10.0       Timer2 Module       189         22.0       Enhanced Universal Synchronous Receiver Transmitter (EUSART)       192         23.0       16-bit Pulse-Widt Modulation (PWM) Module       220         24.0       Complementary Waveform Generator (CWG) Module       246         25.0       In-Circuit Serial Programming™ (ICSP™)       258         26.0       Instruction Set Summary       258	5.0	Oscillator Module	61
8.0       Power-Down Mode (Sleep)	6.0	Resets	73
9.0       Watchdog Timer (WDT)       97         10.0       Flash Program Memory Control       101         11.0       I/O Ports       117         11.0       Peripheral Pin Select (PPS) Module       135         13.0       Interrupt-On-Change       141         14.0       Fixed Voltage Reference (FVR)       147         15.0       Temperature Indicator Module       150         16.0       Analog-to-Digital Converter (ADC) Module       152         17.0       5-Bit Digital-to-Analog Converter (DAC) Module       166         18.0       Comparator Module       169         19.0       Timer0 Module       179         10.0       Timer1 Module with Gate Control.       179         10.1       Timer2 Module       189         21.0       Timer1 Module with Gate Control.       179         11.0       Instruction Set Summary.       220         23.0       16-bit Pulse-Width Modulation (PWM) Module       220         24.0       Complementary Waveform Generator (CWG) Module       240         27.0       Electrical Specifications       274         28.0       Development Support.       312         30.0       Packaging Information.       312 <t< td=""><td>7.0</td><td>Interrupts</td><td> 81</td></t<>	7.0	Interrupts	81
10.0       Flash Program Memory Control       101         11.0       I/O Ports       117         12.0       Peripheral Pin Select (PPS) Module       135         13.0       Interrupt-On-Change       141         14.0       Fixed Voltage Reference (FVR)       147         15.0       Temperature Indicator Module       150         16.0       Analog-to-Digital Converter (ADC) Module       152         17.0       5-Bit Digital-to-Analog Converter (DAC) Module       166         18.0       Comparator Module       169         19.0       Timer0 Module       176         20.0       Timer1 Module with Gate Control       176         21.0       Timer2 Module       189         22.0       Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)       192         23.0       16-bit Pulse-Width Modulation (PWM) Module       220         24.0       Complementary Waveform Generator (CWG) Module       226         25.0       In-Circuit Serial Programming™ (ICSP™)       258         26.0       Instruction Set Summary       260         27.0       Electrical Specifications       274         28.0       Dc and AC Characteristics Graphs and Charts       398         28.0	8.0	Power-Down Mode (Sleep)	94
11.0       I/O Ports       117         12.0       Peripheral Pin Select (PPS) Module       135         13.0       Interrupt-On-Change       141         14.0       Fixed Voltage Reference (FVR)       147         14.0       Fixed Voltage Reference (FVR)       147         15.0       Temperature Indicator Module       150         16.0       Analog-to-Digital Converter (ADC) Module       152         17.0       5-Bit Digital-to-Analog Converter (DAC) Module       166         18.0       Comparator Module       166         18.0       Comparator Module       166         19.0       Timer0 Module       176         20.1       Timer1 Module with Gate Control       179         21.0       Timer2 Module       189         22.0       Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)       192         23.0       16-bit Pulse-Width Modulation (PWM) Module       220         24.0       Complementary Waveform Generator (CWG) Module       246         25.0       In-Circuit Serial Programming™ (ICSP™)       258         26.0       Instruction Set Summary       260         27.0       Electrical Specifications       374         28.0       DC and AC Charact	9.0	Watchdog Timer (WDT)	97
12.0       Peripheral Pin Select (PPS) Module       135         13.0       Interrupt-On-Change       141         14.0       Fixed Voltage Reference (FVR)       147         15.0       Temperature Indicator Module       150         16.0       Analog-to-Digital Converter (ADC) Module       152         17.0       5-Bit Digital-to-Analog Converter (DAC) Module       166         18.0       Comparator Module       169         19.0       Timer0 Module       176         20.0       Timer1 Module with Gate Control       179         21.0       Timer2 Module       189         22.0       In-bit Pulse-Width Modulation (PWM) Module       220         23.0       16-bit Pulse-Width Modulation (PWM) Module       220         24.0       Complementary Waveform Generator (CWG) Module       246         25.0       In-Circuit Serial Programming™ (ICSP™)       258         26.0       Instruction Set Summary       260         27.0       Electrical Specifications       274         26.0       Characteristics Graphs and Charts       398         29.0       Development Support       312         30.0       Packaging Information       316         312       On Packaging Information	10.0	Flash Program Memory Control	. 101
13.0Interrupt-On-Change14114.0Fixed Voltage Reference (FVR)14714.0Fixed Voltage Reference (FVR)14715.0Temperature Indicator Module15016.0Analog-to-Digital Converter (ADC) Module15217.05-Bit Digital-to-Analog Converter (DAC) Module16618.0Comparator Module16919.0Timer0 Module17620.0Timer1 Module with Gate Control17921.0Timer2 Module18922.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27420.0Characteristics Graphs and Charts39829.0Development Support316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Change Notification Service339Customer Support339Customer Support339	11.0		
14.0Fixed Voltage Reference (FVR)14715.0Temperature Indicator Module15016.0Analog-to-Digital Converter (ADC) Module15217.05-Bit Digital-to-Analog Converter (DAC) Module16618.0Comparator Module16919.0Timer0 Module16920.0Timer1 Module with Gate Control17921.0Timer2 Module18922.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support.316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339	12.0	Peripheral Pin Select (PPS) Module	. 135
15.0Temperature Indicator Module15016.0Analog-to-Digital Converter (ADC) Module15217.05-Bit Digital-to-Analog Converter (DAC) Module16618.0Comparator Module16919.0Timer0 Module17920.0Timer1 Module with Gate Control17921.0Timer2 Module18922.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support31230.0Packaging Information316Appendix A: Data Sheet Revision History339Customer Change Notification Service339Customer Support339	13.0	Interrupt-On-Change	. 141
16.0Analog-to-Digital Converter (ADC) Module15217.05-Bit Digital-to-Analog Converter (DAC) Module16618.0Comparator Module16919.0Timer0 Module17620.0Timer1 Module with Gate Control17921.0Timer2 Module18922.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Packaging Information316Appendix A: Data Sheet Revision History338Customer Change Notification Service339Customer Change Notification Service339Customer Support339	14.0	Fixed Voltage Reference (FVR)	. 147
17.05-Bit Digital-to-Analog Converter (DAC) Module16618.0Comparator Module16919.0Timer0 Module17620.0Timer1 Module with Gate Control17921.0Timer2 Module18922.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26827.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support.31230.0Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339	15.0	Temperature Indicator Module	. 150
18.0Comparator Module16919.0Timer0 Module17620.0Timer1 Module with Gate Control17921.0Timer2 Module18922.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support.311230.0Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339	16.0	Analog-to-Digital Converter (ADC) Module	. 152
19.0Timer0 Module17620.0Timer1 Module with Gate Control17921.0Timer2 Module18922.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support31230.0Packaging Information316Appendix A: Data Sheet Revision History339Customer Change Notification Service339Customer Support339Customer Support339Customer Support339	17.0	5-Bit Digital-to-Analog Converter (DAC) Module	. 166
20.0Timer1 Module with Gate Control17921.0Timer2 Module18922.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support31230.0Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339	18.0	Comparator Module	. 169
21.0Timer2 Module18922.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support31230.0Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339	19.0	Timer0 Module	. 176
22.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support31230.0Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339	20.0	Timer1 Module with Gate Control	. 179
23.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support31230.0Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339			
24.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support31230.0Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339	22.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	. 192
25.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support31230.0Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339	23.0	16-bit Pulse-Width Modulation (PWM) Module	. 220
26.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support31230.0Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339	24.0	Complementary Waveform Generator (CWG) Module	. 246
27.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support31230.0Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339	25.0	In-Circuit Serial Programming™ (ICSP™)	. 258
28.0       DC and AC Characteristics Graphs and Charts       398         29.0       Development Support       312         30.0       Packaging Information       316         Appendix A: Data Sheet Revision History       338         The Microchip Website       339         Customer Change Notification Service       339         Customer Support       339	26.0	Instruction Set Summary	. 260
29.0       Development Support       312         30.0       Packaging Information       316         Appendix A: Data Sheet Revision History       338         The Microchip Website       339         Customer Change Notification Service       339         Customer Support       339	27.0	Electrical Specifications	. 274
30.0       Packaging Information       316         Appendix A: Data Sheet Revision History       338         The Microchip Website       339         Customer Change Notification Service       339         Customer Support       339	28.0		
Appendix A: Data Sheet Revision History       338         The Microchip Website       339         Customer Change Notification Service       339         Customer Support       339	29.0	Development Support	. 312
The Microchip Website	30.0	Packaging Information	. 316
Customer Change Notification Service			
Customer Support			
		•	
Deside at late at late Original and the Original Action of the Origi		••	
Product identification System	Produ	uct Identification System	. 340

# 3.0 MEMORY ORGANIZATION

These devices contain the following types of memory:

- Program Memory
  - Configuration Words
  - Device ID
  - User ID
  - Flash Program Memory
- Data Memory
  - Core Registers
  - Special Function Registers
  - General Purpose RAM
  - Common RAM

The following features are associated with access and control of program memory and data memory:

- PCL and PCLATH
- Stack
- · Indirect Addressing

## 3.1 **Program Memory Organization**

The enhanced mid-range core has a 15-bit program counter capable of addressing a 32K x 14 program memory space. Table 3-1 shows the memory sizes implemented. Accessing a location above these boundaries will cause a wrap-around within the implemented memory space. The Reset vector is at 0000h and the interrupt vector is at 0004h (See Figure 3-1).

# 3.2 High-Endurance Flash

This device has a 128-byte section of high-endurance Program Flash Memory (PFM) in lieu of data EEPROM. This area is especially well suited for nonvolatile data storage that is expected to be updated frequently over the life of the end product. See Section 10.2 "Flash **Program Memory Overview**" for more information on writing data to PFM. See Section 3.3.2 "Special Function Register" for more information about using the SFR registers to read byte data stored in PFM.

### TABLE 3-1: DEVICE SIZES AND ADDRESSES

Device	Program Memory Space (Words)	Last Program Memory Address	High-Endurance Flash Memory Address Range <sup>(1)</sup>
PIC16(L)F1574/8	4,096	0FFFh	0F80h-0FFFh
PIC16(L)F1575/9	8,192	1FFFh	1F80h-1FFFh

Note 1: High-endurance Flash applies to the low byte of each address in the range.

# TABLE 3-15: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 2	<2										
10Ch	LATA	_	—	LATA5	LATA4	—	LATA2	LATA1	LATA0	xx -xxx	uu -uuu
10Dh	LATB <sup>(1)</sup>	LATB7	LATB6	LATB5	LATB4	—	—	—	—	xxxx	xxxx
10Eh	LATC	LATC7 <sup>(1)</sup>	LATC6 <sup>(1)</sup>	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	xxxx xxxx	xxxx xxxx
10Fh	—	Unimplemen	nted							_	_
110h	—	Unimplemen	nted							_	_
111h	CM1CON0	C10N	C1OUT	_	C1POL	—	C1SP	C1HYS	C1SYNC	00-0 -100	00-0 -100
112h	CM1CON1	C1INTP	C1INTN	C1PC	CH<1:0>	—		C1NCH<2:0>		0000 -000	0000 -000
113h	CM2CON0	C2ON	C2OUT	_	C2POL	—	C2SP	C2HYS	C2SYNC	00-0 -100	00-0 -100
114h	CM2CON1	C2INTP	C2INTN	C2PC	CH<1:0>	—		C2NCH<2:0>		0000 -000	0000 -000
115h	CMOUT	_	_	_	_	—	_	MC2OUT	MC1OUT	00	00
116h	BORCON	SBOREN	BORFS	_	_	—	_	_	BORRDY	10q	uuu
117h	FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	'R<1:0>	ADFV	R<1:0>	0q00 0000	0q00 0000
118h	DACCON0	DACEN	_	DACOE	_	DACPS	S<1:0>	_	—	0-0- 00	0-0- 00
119h	DACCON1	—	_	_			DACR<4:0>			0 0000	0 0000
11Ah to 11Fh	_	Unimplemented -						_	_		

PIC16(L)F1574/5/8/9

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 PIC16(L)F1578/9 only.

 2:
 PIC16F1574/5/8/9 only.

3: Unimplemented, read as '1'.

# 5.2 Clock Source Types

Clock sources can be classified as external or internal.

External clock sources rely on external circuitry for the clock source to function.

Internal clock sources are contained within the oscillator module. The internal oscillator block has two internal oscillators and a dedicated Phase-Lock Loop (HFPLL) that are used to generate three internal system clock sources: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC), 500 kHz (MFINTOSC) and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS) bits in the OSCCON register. See **Section 5.3 "Clock Switching"** for additional information.

### 5.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the FOSC<1:0> bits in the Configuration Words to select an external clock source that will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to:
  - Timer1 oscillator during run-time, or
  - An external clock source determined by the value of the FOSC bits.

See **Section 5.3 "Clock Switching**" for more information.

### 5.2.1.1 EC Mode

The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the CLKIN input. CLKOUT is available for general purpose I/O or CLKOUT. Figure 5-2 shows the pin connections for EC mode.


EC mode has three power modes to select from through the Fosc bits in the Configuration Words:

- ECH High power, 4-20 MHz
- ECM Medium power, 0.5-4 MHz
- ECL Low power, 0-0.5 MHz

The Oscillator Start-up Timer (OST), when available, is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-On Reset (POR) or wake-up from Sleep. Because the PIC<sup>®</sup> MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.




### EXTERNAL CLOCK (EC) MODE OPERATION



R/W-0/0	R/W-0/0	R-0/0	R-0/0	U-0	U-0	R/W-0/0	R/W-0/0	
TMR1GIF	ADIF	RCIF	TXIF	—		TMR2IF	TMR1IF	
bit 7		·		•			bit 0	
Legend:	la hit	\\/ \\/#table	L:1		nonted bit was	d aa '0'		
R = Readab		W = Writable		•	nented bit, rea		11	
u = Bit is un	•	x = Bit is unk		-n/n = value a	at POR and BC	OR/Value at all o	other Resets	
'1' = Bit is se	et	'0' = Bit is cle	ared					
bit 7	TMR1GIF: T	ïmer1 Gate Inte	errupt Flag bit					
	1 = Interrupt 0 = Interrupt	is pending is not pending						
bit 6	ADIF: ADC	Interrupt Flag bi	t					
	1 = Interrupt 0 = Interrupt	is pending is not pending						
bit 5	RCIF: USAF	RCIF: USART Receive Interrupt Flag bit						
	1 = Interrupt 0 = Interrupt	is pending is not pending						
bit 4	TXIF: USAR	T Transmit Inte	rrupt Flag bit					
	1 = Interrupt 0 = Interrupt	is pending is not pending						
bit 3-2	Unimpleme	nted: Read as '	0'					
bit 1	TMR2IF: Tin	ner2 to PR2 Inte	errupt Flag bit					
	1 = Interrupt is pending 0 = Interrupt is not pending							
bit 0	TMR1IF: Tin	ner1 Overflow Ir	nterrupt Flag b	it				
	1 = Interrupt 0 = Interrupt	is pending is not pending						
c it	nterrupt flag bits condition occurs, s corresponding	regardless of th enable bit or th	e state of ne Global					
li	nterrupt Enable	bit, GIE of the						

#### **REGISTER 7-5: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1**

Note:	Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. The USART RCIF
	and TXIF bits are read-only.



### FIGURE 10-2: FLASH PROGRAM MEMORY READ CYCLE EXECUTION

### EXAMPLE 10-1: FLASH PROGRAM MEMORY READ

```
* This code block will read 1 word of program
* memory at the memory address:
   PROG_ADDR_HI : PROG_ADDR_LO
   data will be returned in the variables;
   PROG_DATA_HI, PROG_DATA_LO
   BANKSEL PMADRL
                             ; Select Bank for PMCON registers
            PROG_ADDR_LO
   MOVLW
                             ;
   MOVWF
            PMADRL
                             ; Store LSB of address
            PROG_ADDR_HI
   MOVLW
                              ;
   MOVWF
            PMADRH
                              ; Store MSB of address
   BCF
            PMCON1,CFGS
                             ; Do not select Configuration Space
   BSF
            PMCON1,RD
                              ; Initiate read
   NOP
                              ; Ignored (Figure 10-2)
   NOP
                              ; Ignored (Figure 10-2)
   MOVF
            PMDATL,W
                              ; Get LSB of word
   MOVWF
            PROG_DATA_LO
                             ; Store in user location
                             ; Get MSB of word
            PMDATH,W
   MOVF
   MOVWF
            PROG_DATA_HI
                             ; Store in user location
```

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELC	ANSC7 <sup>(1)</sup>	ANSC6 <sup>(1)</sup>	—	—	ANSC3	ANSC2	ANSC1	ANSC0	132
INLVLC	INLVLC7 <sup>(1)</sup>	INLVLC6 <sup>(1)</sup>	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	133
LATC	LATC7 <sup>(1)</sup>	LATC6 <sup>(1)</sup>	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	131
ODCONC	ODC7 <sup>(1)</sup>	ODC6 <sup>(1)</sup>	ODC5	ODC4	ODC3	ODC2	ODC1	ODC0	133
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		178
PORTC	RC7 <sup>(1)</sup>	RC6 <sup>(1)</sup>	RC5	RC4	RC3	RC2	RC1	RC0	131
SLRCONC	SLRC7 <sup>(1)</sup>	SLRC6 <sup>(1)</sup>	SLRC5	SLRC4	SLRC3	SLRC2	SLRC1	SLRC0	133
TRISC	TRISC7 <sup>(1)</sup>	TRISC6 <sup>(1)</sup>	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	131
WPUC	WPUC7 <sup>(1)</sup>	WPUC6 <sup>(1)</sup>	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0	132


### TABLE 11-5: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

**Legend:** x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTC.


**Note 1:** PIC16(L)F1578/9 only.

# PIC16(L)F1574/5/8/9

### FIGURE 16-5: ANALOG INPUT MODEL







### 19.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A software programmable prescaler is available for exclusive use with Timer0. The prescaler is enabled by clearing the PSA bit of the OPTION\_REG register.

Note:	The Watchdog Timer (WDT) uses its own			
	independent prescaler.			

There are eight prescaler options for the Timer0 module ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION\_REG register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be disabled by setting the PSA bit of the OPTION\_REG register.

The prescaler is not readable or writable. All instructions writing to the TMR0 register will clear the prescaler.

# 19.1.4 TIMER0 INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The TMR0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The TMR0IF bit can only be cleared in software. The Timer0 interrupt enable is the TMR0IE bit of the INTCON register.

Note:	The Timer0 interrupt cannot wake the			
	processor from Sleep since the timer is			
	frozen during Sleep.			

### 19.1.5 8-BIT COUNTER MODE SYNCHRONIZATION

When in 8-Bit Counter mode, the incrementing edge on the T0CKI pin must be synchronized to the instruction clock. Synchronization can be accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the instruction clock. The high and low periods of the external clocking source must meet the timing requirements as shown in **Section 27.0 "Electrical Specifications"**.

# 19.1.6 OPERATION DURING SLEEP

Timer0 cannot operate while the processor is in Sleep mode. The contents of the TMR0 register will remain unchanged while the processor is in Sleep mode.


# 20.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- Programmable internal or external clock source
- · 2-bit prescaler
- · Optionally synchronized comparator out
- Multiple Timer1 gate (count enable) sources
- · Interrupt on overflow

- Wake-up on overflow (external clock, Asynchronous mode only)
- ADC Auto-Conversion Trigger(s)
- Selectable Gate Source Polarity
- Gate Toggle mode
- · Gate Single-Pulse mode
- Gate Value Status
- Gate Event Interrupt

Figure 20-1 is a block diagram of the Timer1 module.



# FIGURE 20-1: TIMER1 BLOCK DIAGRAM

# PIC16(L)F1574/5/8/9

# FIGURE 20-4: TIMER1 GATE TOGGLE MODE

TMR1GE	
T1GPOL	
T1GTM	
t1g_in	
T1GVAL	
Timer 1 N $\sqrt{N+1}\sqrt{N+2}\sqrt{N+3}\sqrt{N+4}$	$\sqrt{N+5}\sqrt{N+6}\sqrt{N+7}\sqrt{N+8}$

### FIGURE 20-5: TIMER1 GATE SINGLE-PULSE MODE






FIGURE 20-6:	TIMER1 GATE SINGLE	-PULSE AND TOGGLE COMBINED MODE
TMR1GE		
T1GPOL		
T1GSPM		
T1GTM		
T1GG <u>O/</u> DONE	<ul> <li>Set by software</li> <li>Counting enabled of T10</li> </ul>	Cleared by hardware on falling edge of T1GVAL
t1g_in		
т1СКІ		
T1GV <u>AL</u>		
Timer1	Ν	<u>N + 1</u> <u>N + 2</u> <u>N + 3</u> <u>N + 4</u>
TMR1GIF	<ul> <li>Cleared by software</li> </ul>	Set by hardware on Cleared by falling edge of T1GVAL
L		



### FIGURE 22-10: SYNCHRONOUS TRANSMISSION





# TABLE 22-7:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER<br/>TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	204	
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF IOCIF		86	
PIE1	TMR1GIE	ADIE	RCIE	TXIE	_	—	TMR2IE	TMR1IE	87	
PIR1	TMR1GIF	ADIF	RCIF	TXIF	_	—	TMR2IF TMR1IF		90	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	203	
SPBRGL	BRG<7:0>								205*	
SPBRGH	BRG<15:8>							205*		
TXREG	EUSART Transmit Data Register							194*		
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	RGH TRMT TX9D		202	

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for synchronous master transmission.

\* Page provides register information.

# 24.0 COMPLEMENTARY WAVEFORM GENERATOR (CWG) MODULE

The Complementary Waveform Generator (CWG) produces a complementary waveform with dead-band delay from a selection of input sources.

The CWG module has the following features:

- · Selectable dead-band clock source control
- · Selectable input sources
- · Output enable control
- · Output polarity control
- Dead-band control with independent 6-bit rising and falling edge dead-band counters
- Auto-shutdown control with:
  - Selectable shutdown sources
  - Auto-restart enable
  - Auto-shutdown pin override control

# 24.1 Fundamental Operation

The CWG generates two output waveforms from the selected input source.

The off-to-on transition of each output can be delayed from the on-to-off transition of the other output, thereby, creating a time delay immediately where neither output is driven. This is referred to as dead time and is covered in **Section 24.5 "Dead-Band Control"**. A typical operating waveform, with dead band, generated from a single input signal is shown in Figure 24-2.

It may be necessary to guard against the possibility of circuit faults or a feedback event arriving too late or not at all. In this case, the active drive must be terminated before the Fault condition causes damage. This is referred to as auto-shutdown and is covered in **Section 24.9 "Auto-Shutdown Control"**.

### 24.2 Clock Source

The CWG module allows the following clock sources to be selected:

- Fosc (system clock)
- HFINTOSC (16 MHz only)

The clock sources are selected using the G1CS0 bit of the CWGxCON0 register (Register 24-1).

# 24.3 Selectable Input Sources

The CWG generates the output waveforms from the input sources in Table 24-1.

TABLE 24-1:	SELECTABLE INPUT
	SOURCES

Source Peripheral	Signal Name				
CWG input pin	CWGxIN pin				
Comparator C1	C1OUT_sync				
Comparator C2	C2OUT_sync				
PWM1	PWM1_output				
PWM2	PWM2_output				
PWM3	PWM3_output				
PWM4	PWM4_output				

The input sources are selected using the GxIS<2:0> bits in the CWGxCON1 register (Register 24-2).

# 24.4 Output Control

Immediately after the CWG module is enabled, the complementary drive is configured with both CWGxA and CWGxB drives cleared.

### 24.4.1 POLARITY CONTROL

The polarity of each CWG output can be selected independently. When the output polarity bit is set, the corresponding output is active-high. Clearing the output polarity bit configures the corresponding output as active-low. However, polarity does not affect the override levels. Output polarity is selected with the GxPOLA and GxPOLB bits of the CWGxCON0 register.

# 24.10 Operation During Sleep

The CWG module operates independently from the system clock and will continue to run during Sleep, provided that the clock and input sources selected remain active.

The HFINTOSC remains active during Sleep, provided that the CWG module is enabled, the input source is active, and the HFINTOSC is selected as the clock source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and the CWG clock source, when the CWG is enabled and the input source is active, the CPU will go idle during Sleep, but the CWG will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.

# 24.11 Configuring the CWG

The following steps illustrate how to properly configure the CWG to ensure a synchronous start:

- 1. Ensure that the TRIS control bits corresponding to CWGxA and CWGxB are set so that both are configured as inputs.
- 2. Clear the GxEN bit, if not already cleared.
- 3. Set desired dead-band times with the CWGxDBR and CWGxDBF registers.
- 4. Setup the following controls in CWGxCON2 auto-shutdown register:
  - · Select desired shutdown source.
  - Select both output overrides to the desired levels (this is necessary even if not using auto-shutdown because start-up will be from a shutdown state).
  - Set the GxASE bit and clear the GxARSEN bit.
- 5. Select the desired input source using the CWGxCON1 register.
- 6. Configure the following controls in CWGxCON0 register:
  - · Select desired clock source.
  - Select the desired output polarities.
- 7. Set the GxEN bit.
- Clear TRIS control bits corresponding to CWGxA and CWGxB to be used to configure those pins as outputs.
- If auto-restart is to be used, set the GxARSEN bit and the GxASE bit will be cleared automatically. Otherwise, clear the GxASE bit to start the CWG.

### 24.11.1 PIN OVERRIDE LEVELS

The levels driven to the output pins, while the shutdown input is true, are controlled by the GxASDLA and GxASDLB bits of the CWGxCON1 register (Register 24-3). GxASDLA controls the CWG1A override level and GxASDLB controls the CWG1B override level. The control bit logic level corresponds to the output logic drive level while in the shutdown state. The polarity control does not apply to the override level.

### 24.11.2 AUTO-SHUTDOWN RESTART

After an auto-shutdown event has occurred, there are two ways to have resume operation:

- Software controlled
- Auto-restart

The restart method is selected with the GxARSEN bit of the CWGxCON2 register. Waveforms of software controlled and automatic restarts are shown in Figure 24-5 and Figure 24-6.

### 24.11.2.1 Software Controlled Restart

When the GxARSEN bit of the CWGxCON2 register is cleared, the CWG must be restarted after an auto-shut-down event by software.

Clearing the shutdown state requires all selected shutdown inputs to be low, otherwise the GxASE bit will remain set. The overrides will remain in effect until the first rising edge event after the GxASE bit is cleared. The CWG will then resume operation.

### 24.11.2.2 Auto-Restart

When the GxARSEN bit of the CWGxCON2 register is set, the CWG will restart from the auto-shutdown state automatically.

The GxASE bit will clear automatically when all shutdown sources go low. The overrides will remain in effect until the first rising edge event after the GxASE bit is cleared. The CWG will then resume operation.

TABLE 2	6-3:	ENHANCED MID-RANGE INSTRU	CTION SET						
Mnemonic, Operands		Decembrit		14-Bit Opcode				Status	Neter
		Description	Cycles	MSb			LSb	Affected	Notes
	BYTE-ORIENTED FILE REGISTER OPERATIONS								
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	2
ADDWFC	f, d	Add with Carry W and f	1	11	1101	dfff	ffff	C, DC, Z	2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	2
ASRF	f, d	Arithmetic Right Shift	1	11	0111	dfff	ffff	C, Z	2
LSLF	f, d	Logical Left Shift	1	11	0101	dfff	ffff	C, Z	2
LSRF	f, d	Logical Right Shift	1	11	0110	dfff	ffff	C, Z	2
CLRF	f	Clear f	1	00	0001	lfff	ffff	z	2
CLRW	_	Clear W	1	00	0001	0000	00xx	z	
COMF	f. d	Complement f	1	00		dfff		z	2
DECF	f. d	Decrement f	1	00	0011		ffff	Z	2
INCF	f. d	Increment f	1	00	1010	dfff		Z	2
IORWF	f, d	Inclusive OR W with f	1	00		dfff		Z	2
MOVF	f, d	Move f	1	00		dfff		_	2
MOVWF	f, u	Move W to f	1	00		1fff		2	2
RLF	f, d	Rotate Left f through Carry	1	00		dfff		с	2
RRF	f, d	Rotate Right f through Carry	1	00		dfff		C	2
SUBWF	,	Subtract W from f	1	00		dfff		-	2
SUBWF	f, d	Subtract with Borrow W from f	1	11					2
	f, d		-			dfff		C, DC, Z	
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff		7	2 2
XORWF	f, d	Exclusive OR W with f BYTE ORIENTED		00	0110	dfff	ffff	Z	Z
	6.1					1.5.5.5			4.0
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2
		BIT-ORIENTED FILE		RATIO	IS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		2
		BIT-ORIENTED	SKIP OPERATIO	NS					
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		1, 2
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		1, 2
LITERAL OPERATIONS									
ADDLW	k	Add literal and W	1	11	1110	kkkk		C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLB	k	Move literal to BSR	1	00	0000	001k	kkkk		
MOVLP	k	Move literal to PCLATH	1	11	0001	1kkk	kkkk		
MOVLW	k	Move literal to W	1	11	0000	kkkk	kkkk		
SUBLW	k	Subtract W from literal	1	11	1100	kkkk	kkkk	C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk		
		agram Counter (BC) is modified, or a condition							1

### TABLE 26-3: ENHANCED MID-RANGE INSTRUCTION SET

**Note 1:** If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.


# 27.4 AC Characteristics

Timing Parameter Symbology has been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS

T						
F	Frequency	Т	Time			
	case letters (pp) and their meanings:					
рр						
CC	CCP1	OSC	CLKIN			
ck	CLKOUT	rd	RD			
CS	CS	rw	RD or WR			
di	SDIx	SC	SCKx			
do	SDO	SS	SS			
dt	Data in	tO	ТОСКІ			
io	I/O PORT	t1	T1CKI			
mc	MCLR	wr	WR			
Uppercase letters and their meanings:						
S						
F	Fall	Р	Period			
Н	High	R	Rise			
I	Invalid (High-impedance)	V	Valid			
L	Low	Z	High-impedance			

# FIGURE 27-4: LOAD CONDITIONS






FIGURE 28-7: IDD Typical, EC Oscillator, Medium Power Mode, PIC16F1574/5/8/9 Only.






FIGURE 28-8: IDD Maximum, EC Oscillator, Medium Power Mode, PIC16F1574/5/8/9 Only.



**FIGURE 28-9:** IDD Typical, EC Oscillator, High-Power Mode, Fosc = 32 kHz, PIC16LF1574/5/8/9 Only.



**FIGURE 28-10:** IDD Typical, EC Oscillator, High-Power Mode, Fosc = 32 kHz, PIC16F1574/5/8/9 Only.




FIGURE 28-12: IDD, LFINTOSC Mode, Fosc = 31 kHz, PIC16F1574/5/8/9 Only.

12 (**V**rl) 10 8 Typical 4 2 0 3.4 3.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.8 1.6 VDD (V) FIGURE 28-11: IDD, LFINTOSC Mode,

Max.

Fosc = 31 kHz, PIC16LF1574/5/8/9 Only.


18


16

14

Max: 85°C + 3o Typical: 25°C

# 20-Lead Ultra Thin Plastic Quad Flat, No Lead Package (GZ) - 4x4x0.5 mm Body [UQFN]





Microchip Technology Drawing C04-255A Sheet 1 of 2