



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	LINbus, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	14-SOIC (0.154", 3.90mm Width)
Supplier Device Package	14-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1574-i-sl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FIGURE 3: 20-PIN PDIP, SOIC, SSOP



Note: See Table 4 for the pin allocation table.





TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Website at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Website; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our website at www.microchip.com to receive the most current information on all of our products.

TABLE 3-7:PIC16(L)F1574/8 MEMORY MAP, BANKS 8-15

	BANK 8		BANK 9		BANK 10		BANK 11		BANK 12		BANK 13		BANK 14		BANK 15
400h	Core Registers	480h	Core Registers	500h	Core Registers	580h	Core Registers	600h	Core Registers	680h	Core Registers	700h	Core Registers	780h	Core Registers
40Bh	(18016-5-2)	48Bh	(18616-5-2)	50Bh	(1866-5-2)	58Bh	(1866-5-2)	60Bh	(Table 3-2)	68Bh	(1866-5-2)	70Bh	(1866-5-2)	78Bh	(18616-5-2)
40Ch	_	48Ch	_	50Ch	—	58Ch	—	60Ch	—	68Ch	—	70Ch	—	78Ch	—
40Dh	_	48Dh	_	50Dh	—	58Dh	—	60Dh	—	68Dh	—	70Dh	—	78Dh	_
40Eh	_	48Eh	—	50Eh	—	58Eh	—	60Eh	—	68Eh	—	70Eh	—	78Eh	—
40Fh	—	48Fh	_	50Fh	—	58Fh		60Fh		68Fh	—	70Fh	—	78Fh	—
410h	—	490h	_	510h	—	590h		610h	_	690h	—	710h	—	790h	_
411h	—	491h	_	511h	—	591h	—	611h	—	691h	CWG1DBR	711h	—	791h	—
412h	—	492h	—	512h	—	592h	—	612h	—	692h	CWG1DBF	712h	—	792h	—
413h	—	493h	_	513h	—	593h		613h	_	693h	CWG1CON0	713h	—	793h	_
414h	—	494h	_	514h	—	594h	—	614h	—	694h	CWG1CON1	714h	—	794h	—
415h	—	495h	_	515h	—	595h	—	615h	—	695h	CWG1CON2	715h	—	795h	—
416h	—	496h	—	516h	—	596h		616h		696h	—	716h	—	796h	—
417h	_	497h	_	517h	_	597h		617h		697h	_	717h	_	797h	—
418h	—	498h	_	518h	_	598h	_	618h	_	698h	—	718h	_	798h	_
419h	—	499h	_	519h	—	599h	_	619h	_	699h	—	719h	_	799h	_
41Ah	—	49Ah	_	51Ah	—	59Ah		61Ah		69Ah	—	71Ah	—	79Ah	—
41Bh	_	49Bh	_	51Bh	_	59Bh		61Bh		69Bh	_	71Bh	_	79Bh	—
41Ch	_	49Ch	_	51Ch	—	59Ch	_	61Ch	_	69Ch	—	71Ch	_	79Ch	_
41Dh	_	49Dh	_	51Dh	—	59Dh	_	61Dh	_	69Dh	_	71Dh	_	79Dh	_
41Eh	_	49Eh	—	51Eh	—	59Eh		61Eh	—	69Eh	—	71Eh	—	79Eh	_
41Fh	_	49Fh	_	51Fh	—	59Fh	_	61Fh	_	69Fh	_	71Fh	_	79Fh	_
42011		4A011		52011		SAUN		62011		6A011		72011		7 A011	
	Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'
46Fh		4EFh		56Fh		5EFh		66Fh		6EFh		76Fh		7EFh	
470h		4F0h		570h		5F0h		670h		6F0h		770h		7F0h	
	Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh
47Fh		4FFh		57Fh		5FFh		67Fh		6FFh		77Fh		7FFh	

Legend: = Unimplemented data memory locations, read as '0'

4.7 Register Definitions: Device ID

R R R R R R DEV<13:8> bit 13 bit 8 R R R R R R R R DEV<7:0> bit 7 bit 0

REGISTER 4-3: DEVICEID: DEVICE ID REGISTER⁽¹⁾

Legend:

R = Readable bit	
R = Readable bit	

'0' = Bit is cleared	'1' = Bit is set	x = Bit is unknown	

bit 13-0 **DEV<13:0>:** Device ID bits

Refer to Table 4-1 to determine what these bits will read on which device. A value of 3FFFh is invalid.

Note 1: This location cannot be written.

REGISTER 4-4: REVISIONID: REVISION ID REGISTER⁽¹⁾

	R	R	R	R	R	R
			REV<1	3:8>		
	bit 13					bit 8
-	-	-	D	-	-	

R	R	R	R	R	R	R	R
REV<7:0>							
bit 7 bit 0							

Legend:			
R = Readable bit			
'0' = Bit is cleared	'1' = Bit is set	x = Bit is unknown	

bit 13-0 **REV<13:0>:** Revision ID bits These bits are used to identify the device revision.

Note 1: This location cannot be written.

TABLE 4-1: DEVICE ID VALUES

DEVICE	Device ID	Revision ID
PIC16F1574	3000h	2xxxh
PIC16F1575	3001h	2xxxh
PIC16F1578	3002h	2xxxh
PIC16F1579	3003h	2xxxh
PIC16LF1574	3004h	2xxxh
PIC16LF1575	3005h	2xxxh
PIC16LF1578	3006h	2xxxh
PIC16LF1579	3007h	2xxxh

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	SPLLEN		IRCF	<3:0>			SCS<1:0>		69
OSCSTAT	—	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS	70
OSCTUNE	—	_	TUN<5:0>				71		

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

TABLE 5-3: SUMMARY OF CONFIGURATION WORD WITH CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8		—	—	—	CLKOUTEN	BORE	N<1:0>	—	50
CONFIGT	7:0	CP	MCLRE	PWRTE	WDTE	E<1:0>	- FOSC		<1:0>	56

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.





6.3 Register Definitions: BOR Control

REGISTER 6-1: BORCON: BROWN-OUT RESET CONTROL REGISTER

R/W-1/u	R/W-0/u	U-0	U-0	U-0	U-0	U-0	R-q/u
SBOREN	BORFS	—	—	—	—	—	BORRDY
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7	SBOREN: Software Brown-Out Reset Enable bit
	If BOREN <1:0> in Configuration Words = 01:
	1 = BOR Enabled
	0 = BOR Disabled
	<u>If BOREN <1:0> in Configuration Words ≠ 01</u> :
	SBOREN is read/write, but has no effect on the BOR
bit 6	BORFS: Brown-Out Reset Fast Start bit ⁽¹⁾
	If BOREN <1:0> = 10 (Disabled in Sleep) or BOREN<1:0> = 01 (Under software control):
	 1 = Band gap is forced on always (covers sleep/wake-up/operating cases)
	0 = Band gap operates normally, and may turn off
	If BOREN<1:0> = 11 (Always on) or BOREN<1:0> = 00 (Always off)
	BORFS is Read/Write, but has no effect.
bit 5-1	Unimplemented: Read as '0'
bit 0	BORRDY: Brown-Out Reset Circuit Ready Status bit
	1 = The Brown-out Reset circuit is active
	0 = The Brown-out Reset circuit is inactive

Note 1: BOREN<1:0> bits are located in Configuration Words.

6.4 Low-Power Brown-Out Reset (LPBOR)

The Low-Power Brown-Out Reset (LPBOR) operates like the BOR to detect low voltage conditions on the VDD pin. When too low of a voltage is detected, the device is held in Reset. When this occurs, a register bit ($\overline{\text{BOR}}$) is changed to indicate that a BOR Reset has occurred. The BOR bit in PCON is used for both BOR and the LPBOR. Refer to Register 6-2.

The LPBOR voltage threshold (VLPBOR) has a wider tolerance than the BOR (VBOR), but requires much less current (LPBOR current) to operate. The LPBOR is intended for use when the BOR is configured as disabled (BOREN = 00) or disabled in Sleep mode (BOREN = 10).

Refer to Figure 6-1 to see how the LPBOR interacts with other modules.

6.4.1 ENABLING LPBOR

The LPBOR is controlled by the LPBOR bit of Configuration Words. When the device is erased, the LPBOR module defaults to disabled.

6.5 MCLR

The $\overline{\text{MCLR}}$ is an optional external input that can reset the device. The $\overline{\text{MCLR}}$ function is controlled by the MCLRE bit of Configuration Words and the LVP bit of Configuration Words (Table 6-2).

TABLE 6-2: MCLR CONFIGURATION

MCLRE	LVP	MCLR
0	0	Disabled
1	0	Enabled
х	1	Enabled

6.5.1 MCLR ENABLED

When MCLR is enabled and the pin is held low, the device is held in Reset. The MCLR pin is connected to VDD through an internal weak pull-up.

The device has a noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

Note: A Reset does not drive the \overline{MCLR} pin low.

6.5.2 MCLR DISABLED

When MCLR is disabled, the pin functions as a general purpose input and the internal weak pull-up is under software control. See **Section 11.1 "PORTA Registers"** for more information.

6.6 Watchdog Timer (WDT) Reset

The Watchdog Timer generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The TO and PD bits in the STATUS register are changed to indicate the WDT Reset. See **Section 9.0 "Watchdog Timer (WDT)"** for more information.

6.7 RESET Instruction

A RESET instruction will cause a device Reset. The \overline{RI} bit in the PCON register will be set to '0'. See Table 6-4 for default conditions after a RESET instruction has occurred.

6.8 Stack Overflow/Underflow Reset

The device can reset when the Stack Overflows or Underflows. The STKOVF or STKUNF bits of the PCON register indicate the Reset condition. These Resets are enabled by setting the STVREN bit in Configuration Words. See **Section 3.5.2 "Overflow/Underflow Reset"** for more information.

6.9 Programming Mode Exit

Upon exit of Programming mode, the device will behave as if a POR had just occurred.

6.10 Power-Up Timer

The Power-up Timer optionally delays device execution after a BOR or POR event. This timer is typically used to allow VDD to stabilize before allowing the device to start running.

The Power-up Timer is controlled by the $\overline{\text{PWRTE}}$ bit of Configuration Words.

6.11 Start-up Sequence

Upon the release of a POR or BOR, the following must occur before the device will begin executing:

- 1. Power-up Timer runs to completion (if enabled).
- 2. MCLR must be released (if enabled).

The total time-out will vary based on oscillator configuration and Power-up Timer configuration. See **Section 5.0 "Oscillator Module"** for more information.

The Power-up Timer runs independently of MCLR Reset. If MCLR is kept low long enough, the Power-up Timer will expire. Upon bringing MCLR high, the device will begin execution after 10 Fosc cycles (see Figure 6-3). This is useful for testing purposes or to synchronize more than one device operating in parallel.

10.5 Write Verify

It is considered good programming practice to verify that program memory writes agree with the intended value. Since program memory is stored as a full page then the stored program memory contents are compared with the intended data stored in RAM after the last write is complete.

FIGURE 10-8: FLASH PROGRAM MEMORY VERIFY FLOWCHART



11.1.7 PORTA FUNCTIONS AND OUTPUT PRIORITIES

Each pin defaults to the PORT latch data after Reset. Other functions are selected with the peripheral pin select logic. See **Section 12.0 "Peripheral Pin Select (PPS) Module"** for more information. Analog input functions, such as ADC inputs, are not shown in the peripheral pin select lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELA register. Digital output functions may continue to control the pin when it is in Analog mode.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	—	_	ANSB5	ANSB4	_	_		—	127
INLVLB	INLVLB7	INLVLB6	INLVLB5	INLVLB4	—	—	—	—	128
LATB	LATB7	LATB6	LATB5	LATB4	—	—	—	—	126
ODCONB	ODB7	ODB6	ODB5	ODB4	—	—	—	—	128
PORTB	RB7	RB6	RB5	RB4	—	—	—	—	126
SLRCONB	SLRB7	SLRB6	SLRB5	SLRB4	—	—	—	—	128
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	—	—	—	—	128
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	_	_	_	_	127

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTB.

21.0 TIMER2 MODULE

The Timer2 module incorporates the following features:

- 8-bit Timer and Period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16, and 1:64)
- Software programmable postscaler (1:1 to 1:16)
- · Interrupt on TMR2 match with PR2

See Figure 21-1 for a block diagram of Timer2.





FIGURE 21-2: TIMER2 TIMING DIAGRAM



22.1.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCSTA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCSTA register which resets the EUSART. Clearing the CREN bit of the RCSTA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

Note:	If all receive characters in the receive
	FIFO have framing errors, repeated reads
	of the RCREG will not clear the FERR bit.

22.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCSTA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCSTA register or by resetting the EUSART by clearing the SPEN bit of the RCSTA register.

22.1.2.6 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

22.1.2.7 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCSTA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCIF interrupt bit. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

	SYNC = 0, BRGH = 0, BRG16 = 0											
BAUD	Foso	; = 20.00	0 MHz	Foso	Fosc = 18.432 MHz Fosc = 16.000 MHz			Fosc = 11.0592 MHz				
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300		_	_	_	_		_		_	_	_	_
1200	1221	1.73	255	1200	0.00	239	1202	0.16	207	1200	0.00	143
2400	2404	0.16	129	2400	0.00	119	2404	0.16	103	2400	0.00	71
9600	9470	-1.36	32	9600	0.00	29	9615	0.16	25	9600	0.00	17
10417	10417	0.00	29	10286	-1.26	27	10417	0.00	23	10165	-2.42	16
19.2k	19.53k	1.73	15	19.20k	0.00	14	19.23k	0.16	12	19.20k	0.00	8
57.6k	_	_	_	57.60k	0.00	7	—	—	_	57.60k	0.00	2
115.2k	—	—	_	—	—	_	—	—	—	_		—

TABLE 22-5:BAUD RATES FOR ASYNCHRONOUS MODES

	SYNC = 0, BRGH = 0, BRG16 = 0											
BAUD	Fos	Fosc = 8.000 MHz		Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	_	_	_	300	0.16	207	300	0.00	191	300	0.16	51
1200	1202	0.16	103	1202	0.16	51	1200	0.00	47	1202	0.16	12
2400	2404	0.16	51	2404	0.16	25	2400	0.00	23	—	—	—
9600	9615	0.16	12	—	—	—	9600	0.00	5	—	—	—
10417	10417	0.00	11	10417	0.00	5	—	—	—	—	—	—
19.2k	—	—	—	—	—	—	19.20k	0.00	2	—	—	—
57.6k	—	—	—	—	—	—	57.60k	0.00	0	—	—	—
115.2k	_	_	_	—	_	_	—	_	_	—	_	_

	SYNC = 0, BRG								i = 1, BRG16 = 0					
BAUD	Foso	= 20.00	0 MHz	Foso	Fosc = 18.432 MHz			Fosc = 16.000 MHz			Fosc = 11.0592 MHz			
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)		
300	—	_	—	—	_	—		—	—	_	—	—		
1200	—	_	—	—	_	—	—	—	—	—	—	—		
2400	—	—	—	—	—	—	—	—	—	—	_	_		
9600	9615	0.16	129	9600	0.00	119	9615	0.16	103	9600	0.00	71		
10417	10417	0.00	119	10378	-0.37	110	10417	0.00	95	10473	0.53	65		
19.2k	19.23k	0.16	64	19.20k	0.00	59	19.23k	0.16	51	19.20k	0.00	35		
57.6k	56.82k	-1.36	21	57.60k	0.00	19	58.82k	2.12	16	57.60k	0.00	11		
115.2k	113.64k	-1.36	10	115.2k	0.00	9	111.1k	-3.55	8	115.2k	0.00	5		

REGISTER 23-15: PWMxTMRH: PWMx TIMER HIGH REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			TMR	<15:8>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	nented bit, rea	d as '0'	
u = Bit is uncha	anged	x = Bit is unkn	iown	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 TMR<15:8>: PWM Timer High bits Upper eight bits of PWM timer counter

REGISTER 23-16: PWMxTMRL: PWMx TIMER LOW REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | TMR< | <7:0> | | | |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 TMR<7:0>: PWM Timer Low bits Lower eight bits of PWM timer counter ٦

TABLE 24-2:	SUMMARY OF REGIST	ERS ASSOCIATED WITH CWG
-------------	-------------------	-------------------------

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA		—		ANSA4	—	ANSA2	ANSA1	ANSA0	121
CWG1CON0	G1EN	_		G1POLB	G1POLA			G1CS0	253
CWG1CON1	G1ASDLB<1:0>		G1ASDLA<1:0>		—		G1IS<2:0>		254
CWG1CON2	G1ASE	G1ARSEN	_	_	G1ASDSC2	G1ASDSC1	G1ASDSPPS	—	255
CWG1DBF	—	—	CWG1DBF<5:0>						256
CWG1DBR	_	_	CWG1DBR<5:0>					256	
TRISA	_	—	TRISA5	TRISA4	_(1)	TRISA2	TRISA1	TRISA0	120

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by CWG. **Note 1:** Unimplemented, read as '1'.

FIGURE 26-1: GENERAL FORMAT FOR INSTRUCTIONS

	8 7	6		0
OPCODE	d		f (FILE #)	
d = 0 for de d = 1 for de f = 7-bit file	stination W stination f register ad	/ dress		
Bit-oriented file	register o	peratio	ons	0
OPCODE	b (B	IT #)	f (FILE #))
b = 3-bit bit f = 7-bit file	address register ad	dress		
Literal and conti	rol operati	ons		
General				
13	8	7		0
OPCODE			k (literal)	
k = 8-bit imr	nediate va	lue		
CALL and GOTO ir	nstructions	only		
<u>13 11</u>	10	,		0
OPCODE		k (lit	eral)	
k = 11-bit im	imediate va	alue		
	only			
13	Only	76		0
OPCODE			k (literal)	
k = 7-bit imr	nediate va	lue		
MOVLB instruction	only	F	4	0
OPCODE		5	4 k (literal)
k = 5-bit imr	nediate va	مىا	(,
K – 5-bit IIII		lue		
BRA instruction or	nly	Q		0
BRA instruction or 13 OPCODE	nly 9	8	k (literal)	0
BRA instruction or 13 OPCODE	nly 9	8	k (literal)	0
BRA instruction or 13 OPCODE k = 9-bit imp	nly 9 : mediate va	8 lue	k (literal)	0
BRA instruction of 13 OPCODE k = 9-bit import FSR Offset instru	nly 9 mediate va	8 lue	k (literal)	0
BRA instruction or 13 OPCODE k = 9-bit imposed FSR Offset instru 13	nly 9 mediate va ictions 7	8 lue 6 5	k (literal)	0
BRA instruction or 13 OPCODE k = 9-bit imm FSR Offset instru 13 OPCODE	nly 9 mediate va ictions 7	8 lue 6 5 n	k (literal) k (literal	0
BRA instruction of 13 OPCODE k = 9-bit imit FSR Offset instru 13 OPCODE n = appropri k = 6-bit imit	nly 9 mediate va ictions 7 tiate FSR mediate va	8 lue 6 5 n	k (literal) k (literal	0
BRA instruction of 13 OPCODE k = 9-bit import FSR Offset instruction 13 OPCODE n = approprise k = 6-bit import FSR Increment in 13	nly 9 mediate va ictions 7 riate FSR mediate va structions	8 lue 6 5 n	k (literal) k (literal	0
BRA instruction of 13 OPCODE k = 9-bit import FSR Offset instruction 13 OPCODE n = approprise k = 6-bit import 13 OPCODE 13 OPCODE	nly 9 mediate va ictions 7 riate FSR mediate va structions	8 lue 6 5 n	k (literal) k (literal 3 2 1 n m (m	0 0) 0 node
BRA instruction of 13 OPCODE k = 9-bit imit FSR Offset instrut 13 OPCODE n = approprise k = 6-bit imit FSR Increment in 13 OPCODE n = approprise n = approprise	nly 9 mediate va ictions 7 riate FSR mediate va structions riate FSR ode value	8 lue 6 5 n	k (literal) k (literal 3 2 1 n m (m	0 0) 0 node
BRA instruction of 13 OPCODE k = 9-bit imported FSR Offset instruction 13 OPCODE n = approprise k = 6-bit imported FSR Increment in 13 OPCODE n = approprise n = approprise n = approprise n = approprise n = approprise N = 2-bit models OPCODE only 13	nly 9 mediate va ictions 7 riate FSR mediate va structions iate FSR ode value	8 lue 6 5 n	k (literal) k (literal 3 2 1 n m (m	0 0) 0 node

TABLE 27-2: SUPPLY CURRENT (IDD)^(1,2)

PIC16LF1574/5/8/9		Standard Operating Conditions (unless otherwise stated)						
PIC16F1574/5/8/9								
Param.	Device Characteristics	Min.	Typ†	Max.	Units	Conditions		
No.						VDD	Note	
D013		_	41	51	μA	1.8	Fosc = 1 MHz,	
		—	69	80	μA	3.0	External Clock (ECM), Medium Power mode	
D013			79	107	μA	2.3	Fosc = 1 MHz,	
			105	138	μA	3.0	External Clock (ECM), Medium Rower mode	
		—	151	184	μA	5.0		
D014			134	152	μA	1.8	Fosc = 4 MHz,	
		—	234	268	μA	3.0	External Clock (ECM), Medium Power mode	
D014		_	201	255	μA	2.3	Fosc = 4 MHz,	
		—	270	329	μA	3.0	External Clock (ECM),	
		—	344	431	μA	5.0	Medium Power mode	
D015		—	7	19	μA	1.8	Fosc = 31 kHz,	
		—	9	20	μΑ	3.0	LFINTOSC, -40°C ≤ Ta ≤ +85°C	
D015		_	15	25	μA	2.3	Fosc = 31 kHz,	
		—	18	28	μA	3.0	LFINTOSC, $-40^{\circ}C < Ta < +85^{\circ}C$	
		_	20	29	μA	5.0		
D016		—	128	174	μA	1.8	Fosc = 500 kHz,	
		_	153	203	μA	3.0	MFINTOSC	
D016		_	166	241	μA	2.3	Fosc = 500 kHz,	
		_	187	273	μA	3.0	MFINTOSC	
		_	249	332	μA	5.0	1	
D017*		—	0.6	0.7	mA	1.8	Fosc = 8 MHz,	
		—	0.9	1.1	mA	3.0	HFINTOSC	
D017*		—	0.7	1.0	mA	2.3	Fosc = 8 MHz,	
			1.0	1.1	mA	3.0	HFINTOSC	
		_	1.1	1.2	mA	5.0]	
D018		_	0.9	1.0	mA	1.8	Fosc = 16 MHz,	
		_	1.3	1.4	mA	3.0	HFINTOSC	
D018			1.1	1.3	mA	2.3	Fosc = 16 MHz,	
		_	1.3	1.5	mA	3.0	HEINTOSC	
		_	1.5	1.8	mA	5.0		
*								

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance † only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: CLKIN = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss; MCLR = VDD; WDT disabled.

- 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
- 3: PLL required for 32 MHz operation.

PIC16(L)F1574/5/8/9



FIGURE 28-37: Voh vs. Ioh Over Temperature, VDD = 3.0V.



FIGURE 28-38: VOL vs. IOL Over Temperature, VDD = 3.0V.



FIGURE 28-39: Voн vs. Ioн Over Temperature, Vod = 1.8V, PIC16LF1574/5/8/9 Only.



FIGURE 28-41: LFINTOSC Frequency Over VDD and Temperature, PIC16LF1574/5/8/9 Only.



FIGURE 28-40: VoL vs. IoL Over Temperature, VDD = 1.8V, PIC16LF1574/5/8/9 Only.



FIGURE 28-42: LFINTOSC Frequency Over VDD and Temperature, PIC16F1574/5/8/9 Only.

PIC16(L)F1574/5/8/9



FIGURE 28-61: Comparator Input at 25°C, Normal Power Mode, (CxSP = 1).



FIGURE 28-62: Sleep Mode, Wake Period with HFINTOSC Source, LF Devices Only.



FIGURE 28-63: Low-Power Sleep Mode, Wake Period with HFINTOSC Source, VREGPM = 1, F Devices Only.



FIGURE 28-65: Temperature Indicator Initial Offset, High Range, Temp = 20°C, F Devices Only.



FIGURE 28-64: Sleep Mode, Wake Period with HFINTOSC Source, VREGPM = 0, F Devices Only.



FIGURE 28-66: Temperature Indicator Initial Offset, Low Range, Temp = 20°C, F Devices Only.

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0190-2

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.